ISP1161A1BM ST-Ericsson Inc, ISP1161A1BM Datasheet - Page 137

no-image

ISP1161A1BM

Manufacturer Part Number
ISP1161A1BM
Description
IC USB HOST/DEVICE CTRLR 64-LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161A1BM

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1163
ISP1161A1BM,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161A1BM
Manufacturer:
NXP
Quantity:
513
Part Number:
ISP1161A1BM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1161A1BMGA
Manufacturer:
EPCOS
Quantity:
6 700
Part Number:
ISP1161A1BMGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Company:
Part Number:
ISP1161A1BMGA
Quantity:
3 000
Part Number:
ISP1161A1BMUM
Manufacturer:
LUMEX
Quantity:
12 000
Part Number:
ISP1161A1BMUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Contents
1
2
3
4
5
6
6.1
6.2
7
7.1
7.2
7.3
7.4
7.5
7.6
8
8.1
8.2
8.3
8.4
8.5
8.6
9
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
10
10.1
10.2
10.3
10.4
10.5
10.6
11
11.1
11.2
11.3
11.4
12
12.1
12.2
© Koninklijke Philips Electronics N.V. 2004.
Printed in The Netherlands
All rights are reserved. Reproduction in whole or in part is prohibited without the prior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 23 December 2004
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Ordering information . . . . . . . . . . . . . . . . . . . . . 4
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pinning information . . . . . . . . . . . . . . . . . . . . . . 7
Functional description . . . . . . . . . . . . . . . . . . 11
Microprocessor bus interface. . . . . . . . . . . . . 12
USB host controller (HC). . . . . . . . . . . . . . . . . 24
HC registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
USB device controller (DC) . . . . . . . . . . . . . . . 77
DC DMA transfer . . . . . . . . . . . . . . . . . . . . . . . 85
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7
PLL clock multiplier. . . . . . . . . . . . . . . . . . . . . 11
Bit clock recovery . . . . . . . . . . . . . . . . . . . . . . 11
Analog transceivers . . . . . . . . . . . . . . . . . . . . 11
Philips Serial Interface Engine (SIE). . . . . . . . 11
SoftConnect . . . . . . . . . . . . . . . . . . . . . . . . . . 11
GoodLink . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Programmed I/O (PIO) addressing mode . . . . 12
DMA mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Control register access by PIO mode . . . . . . . 13
FIFO buffer RAM access by PIO mode . . . . . 16
FIFO buffer RAM access by DMA mode. . . . . 17
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
HC’s four USB states . . . . . . . . . . . . . . . . . . . 24
Generating USB traffic . . . . . . . . . . . . . . . . . . 24
PTD data structure . . . . . . . . . . . . . . . . . . . . . 26
HC internal FIFO buffer RAM structure . . . . . 29
HC operational model . . . . . . . . . . . . . . . . . . . 35
Microprocessor loading. . . . . . . . . . . . . . . . . . 38
Internal pull-down resistors for downstream
OC detection and power switching control . . . 39
Suspend and wake-up . . . . . . . . . . . . . . . . . . 41
HC control and status registers . . . . . . . . . . . 45
HC frame counter registers. . . . . . . . . . . . . . . 52
HC Root Hub registers . . . . . . . . . . . . . . . . . . 55
HC DMA and interrupt control registers . . . . . 65
HC miscellaneous registers . . . . . . . . . . . . . . 70
HC buffer RAM control registers . . . . . . . . . . . 72
DC data transfer operation . . . . . . . . . . . . . . . 77
Device DMA transfer. . . . . . . . . . . . . . . . . . . . 78
Endpoint descriptions . . . . . . . . . . . . . . . . . . . 79
Suspend and resume . . . . . . . . . . . . . . . . . . . 82
Selecting an endpoint for DMA transfer . . . . . 85
8237 compatible mode . . . . . . . . . . . . . . . . . . 86
ports. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Document order number: 9397 750 13961
12.3
12.4
13
13.1
13.2
13.3
14
15
16
17
18
19
20
20.1
20.2
21
21.1
21.2
21.3
22
23
24
24.1
24.2
24.3
24.4
24.5
25
26
27
28
29
DC commands and registers . . . . . . . . . . . . . 90
Power supply . . . . . . . . . . . . . . . . . . . . . . . . . 109
Crystal oscillator and LazyClock . . . . . . . . . 109
Power-on reset (POR) . . . . . . . . . . . . . . . . . . 112
Limiting values . . . . . . . . . . . . . . . . . . . . . . . 113
Recommended operating conditions . . . . . 113
Static characteristics . . . . . . . . . . . . . . . . . . 114
Dynamic characteristics . . . . . . . . . . . . . . . . 116
Application information . . . . . . . . . . . . . . . . 126
Test information. . . . . . . . . . . . . . . . . . . . . . . 129
Package outline . . . . . . . . . . . . . . . . . . . . . . . 130
Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Revision history . . . . . . . . . . . . . . . . . . . . . . 134
Data sheet status. . . . . . . . . . . . . . . . . . . . . . 135
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 135
USB single-chip host and device controller
DACK-only mode . . . . . . . . . . . . . . . . . . . . . . 87
End-Of-Transfer conditions. . . . . . . . . . . . . . . 88
Initialization commands . . . . . . . . . . . . . . . . . 92
Data flow commands . . . . . . . . . . . . . . . . . . . 99
General commands . . . . . . . . . . . . . . . . . . . 103
Programmed I/O timing . . . . . . . . . . . . . . . . 117
DMA timing. . . . . . . . . . . . . . . . . . . . . . . . . . 119
Typical interface circuit . . . . . . . . . . . . . . . . . 126
Interfacing a ISP1161A1 with a SH7709
Typical software model . . . . . . . . . . . . . . . . . 127
Introduction to soldering surface mount
Reflow soldering. . . . . . . . . . . . . . . . . . . . . . 132
Wave soldering. . . . . . . . . . . . . . . . . . . . . . . 132
Manual soldering . . . . . . . . . . . . . . . . . . . . . 133
Package related soldering information . . . . . 133
RISC processor. . . . . . . . . . . . . . . . . . . . . . 127
packages . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
ISP1161A1

Related parts for ISP1161A1BM