ISP1583BSGA ST-Ericsson Inc, ISP1583BSGA Datasheet - Page 45

no-image

ISP1583BSGA

Manufacturer Part Number
ISP1583BSGA
Description
IC USB CTRL HI-SPEED 64HVQFN
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1583BSGA

Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ISP1583BS-S
ISP1583BS-S
NXP Semiconductors
Table 47.
ISP1583_7
Product data sheet
Bit
Symbol
Reset
Bus reset
Access
Bit
Symbol
Reset
Bus reset
Access
Endpoint Type register: bit allocation
9.3.7 Endpoint Type register (address: 08h)
15
7
-
-
-
-
-
-
Table 46.
The ISP1583 supports all the transfers given in
Rev.
Each programmable FIFO can be independently configured using its Endpoint
MaxPacketSize register (R/W: 04h), but the total physical size of all enabled endpoints (IN
plus OUT), including set-up token buffer, control IN and control OUT, must not exceed
8192 bytes.
This register sets the endpoint type of the indexed endpoint: isochronous, bulk or
interrupt. It also serves to enable the endpoint and configure it for double buffering.
Automatic generation of an empty packet for a zero-length TX buffer can be disabled using
bit NOEMPKT. The register contains 2 bytes, and the bit allocation is shown in
Bit
15 to 13
12 to 11
10 to 0
reserved
2.0”.
14
6
-
-
-
-
-
-
Endpoint MaxPacketSize register: bit description
Symbol
-
NTRANS[1:0]
FFOSZ[10:0]
13
5
-
-
-
-
-
-
Rev. 07 — 22 September 2008
Description
reserved
Number of Transactions (HS mode only).
00 — 1 packet per microframe
01 — 2 packets per microframe
10 — 3 packets per microframe
11 — reserved
These bits are applicable only for isochronous or interrupt
transactions.
FIFO Size: Sets the FIFO size, in bytes, for the indexed endpoint.
Applies to both high-speed and full-speed operations.
NOEMPKT
R/W
12
4
0
0
-
-
-
reserved
ENABLE
R/W
11
3
0
0
-
-
-
Ref. 1 “Universal Serial Bus Specification
Hi-Speed USB peripheral controller
DBLBUF
R/W
10
2
0
0
-
-
-
R/W
9
1
0
0
-
-
-
© NXP B.V. 2008. All rights reserved.
ENDPTYP[1:0]
ISP1583
Table
R/W
8
0
0
0
-
-
-
44 of 99
47.

Related parts for ISP1583BSGA