ISP1583BSUM ST-Ericsson Inc, ISP1583BSUM Datasheet - Page 46

IC USB PERIPH CONTROLLER 64HVQFN

ISP1583BSUM

Manufacturer Part Number
ISP1583BSUM
Description
IC USB PERIPH CONTROLLER 64HVQFN
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1583BSUM

Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-1886-2
ISP1583BS,518
ISP1583BS-T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Part Number:
ISP1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
ISP1583BSUM
Manufacturer:
ST
0
Part Number:
ISP1583BSUM
Manufacturer:
STE
Quantity:
20 000
NXP Semiconductors
ISP1583_7
Product data sheet
9.4 DMA registers
Table 48.
Two types of Generic DMA transfers and three types of IDE-specified transfers can be
done by writing the proper opcode in the DMA Command register.
Control bits are given in
transfers).
GDMA read/write (opcode = 00h/01h) — Generic DMA slave mode. Depending on the
MODE[1:0] bits set in the DMA Configuration register, the DACK, DIOR or DIOW signal
strobes data. These signals are driven by the external DMA controller.
GDMA slave mode can operate in either counter mode or EOT-only mode.
In counter mode, bit DIS_XFER_CNT in the DMA Configuration register must be set to
logic 0. The DMA Transfer Counter register must be programmed before any DMA
command is issued. The DMA transfer counter is set by writing from the LSByte to the
MSByte (address: 34h to 37h). The DMA transfer count is internally updated only after the
MSByte is written. Once the DMA transfer is started, the transfer counter starts
decrementing and on reaching 0, bit DMA_XFER_OK is set and an interrupt is generated
by the ISP1583. If the DMA master wishes to terminate the DMA transfer, it can issue an
EOT signal to the ISP1583. This EOT signal overrides the transfer counter and can
terminate the DMA transfer at any time.
Bit
15 to 5
4
3
2
1 to 0
Symbol
-
NOEMPKT
ENABLE
DBLBUF
ENDPTYP[1:0] Endpoint Type: These bits select the endpoint type.
Endpoint Type register: bit description
Rev. 07 — 22 September 2008
Description
reserved
No Empty Packet: Logic 0 causes the ISP1583 to return a null length
packet for the IN token after the DMA IN transfer is complete. For ATA
mode or the DMA IN transfer, which does not require a null length
packet after DMA completion, set to logic 1 to disable the generation of
the null length packet.
Endpoint Enable: Logic 1 enables the FIFO of the indexed endpoint.
The memory size is allocated as specified in the Endpoint
MaxPacketSize register. Logic 0 disables the FIFO.
Remark: Stalling a data endpoint will confuse the Data Toggle bit on the
stalled endpoint because the internal logic picks up from where it has
stalled. Therefore, the Data Toggle bit must be reset by disabling and
re-enabling the corresponding endpoint (by setting bit ENABLE to
logic 0, followed by logic 1 in the Endpoint Type register) to reset the
PID.
Double Buffering: Logic 1 enables double buffering for the indexed
endpoint. Logic 0 disables double buffering.
Remark: When performing a write to two empty buffers, ensure that a
minimum of 200 ns delay is provided from the last write of the first buffer
to the first write of the second buffer. Otherwise, the first few data bytes
may not be written to the second buffer, causing data corruption.
00 — not used
01 — Isochronous
10 — Bulk
11 — Interrupt
Table 49
(Generic DMA transfers) and
Hi-Speed USB peripheral controller
Table 50
© NXP B.V. 2008. All rights reserved.
ISP1583
(IDE-specified
45 of 99

Related parts for ISP1583BSUM