XC5VFX30T-1FFG665CES Xilinx Inc, XC5VFX30T-1FFG665CES Datasheet - Page 103
![IC FPGA VIRTEX5FX 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VFX30T-1FFG665CES
Manufacturer Part Number
XC5VFX30T-1FFG665CES
Description
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 FXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VFX30T-1FFG665CES
Number Of Logic Elements/cells
32768
Number Of Labs/clbs
2560
Total Ram Bits
2506752
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VFX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 103 of 385
- Download datasheet (14Mb)
Detailed VCO and Output Counter Waveforms
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Clock Shifting
The PLL output clocks can be shifted by inserting delay by selecting one of the eight phases
in either the reference or the feedback path.
edge at the output of the PLL without any shifting versus the two cases (delay inserted in
the feedback path and delay inserted in the reference path).
X-Ref Target - Figure 3-7
Figure 3-8
VCO phase is shown with the appropriate start-up sequence. The phase relationship and
start-up sequence are guaranteed to insure the correct phase is maintained. This means the
rising edge of the 0° phase will happen before the rising edge of the 45° phase. The O0
counter is programmed to do a simple divide by two with the 0° phase tap as the reference
clock. The O1 counter is programmed to do a simple divide by two but uses the 180° phase
tap from the VCO. Phase shifts greater than one VCO period are possible. This counter
setting could be used to generate a clock for a DDR interface where the reference clock is
edge aligned to the data transition. The O2 counter is programmed to do a divide by three.
The O3 output has the same programming as the O2 output except the phase is set for a
one cycle delay.
If the PLL is configured to provide a certain phase relationship and the input frequency is
changed, then this phase relationship is also changed since the VCO frequency changes
and therefore the absolute shift in picoseconds will change. This aspect must be considered
when designing with the PLL. When an important aspect of the design is to maintain a
certain phase relationship amongst various clock outputs, (e.g., CLK and CLK90) then this
relationship will be maintained regardless of the input frequency.
added delay in
added delay in
reference path
feedback path
shows the eight VCO phase outputs and four different counter outputs. Each
original
clock
Figure 3-7: Basic Output Clock Shifting
www.xilinx.com
Detailed VCO and Output Counter Waveforms
Figure 3-7
shows the effect on a clock signal
dT
feedback
dT
reference
ug190_03_07_032506
103
Related parts for XC5VFX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VFX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FF665CES](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX5FX 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5FX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-3FFG665C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 665FFGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VFX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5FXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: