XCV800-5BG432I Xilinx Inc, XCV800-5BG432I Datasheet - Page 65
![no-image](/images/no-image-200.jpg)
XCV800-5BG432I
Manufacturer Part Number
XCV800-5BG432I
Description
IC FPGA 2.5V I-TEMP 432-MBGA
Manufacturer
Xilinx Inc
Series
Virtex™r
Datasheet
1.XCV100-5PQ240C.pdf
(76 pages)
Specifications of XCV800-5BG432I
Number Of Logic Elements/cells
21168
Number Of Labs/clbs
4704
Total Ram Bits
114688
Number Of I /o
316
Number Of Gates
888439
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
432-LBGA, Metal
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Pinout Diagrams
The following diagrams, CS144 Pin Function
page 17
illustrate the locations of special-purpose pins on Virtex
FPGAs.
The diagrams also show I/O-bank boundaries.
Table 5: Pinout Diagram Symbols
CS144 Pin Function Diagram
DS003-4 (v2.8) July 19, 2002
Production Product Specification
Ø, 1, 2, 3
Symbol
✳
O
R
G
❄
V
v
r
Table 5
through FG680 Pin Function
R
General I/O
Device-dependent general I/O, n/c on
smaller devices
V
Device-dependent V
devices
V
V
Device-dependent V
smaller devices
Ground
Global Clocks
CCINT
CCO
REF
lists the symbols used in these diagrams.
Pin Function
Bank 7
Bank 6
CCINT
REF
, remains I/O on
Diagram, page
Figure 1: CS144 Pin Function Diagram
, n/c on smaller
M
M
C
C
D
D
G
G
H
H
N
N
A
A
B
B
E
E
F
F
K
K
J
J
L
L
G
✳ ✳
✳
R
G
✳
✳
G
R
✳
O
T
❿
Diagram,
O
Bank 0
O
✳ ✳
✳ ✳ ✳
O
R
✳
✳ ✳
❶
O
❷
Bank 5
r
✳ ✳ ✳
G G G
✳
T
✳
V
✳ ✳
✳
✳
r
www.xilinx.com
1-800-255-7778
R
R
G
✳
✳
✳
R
✳
r
r
27,
(Top view)
G
✳
✳
V
CS144
V
✳
✳
R
✳
R
✳
V
V
3
G
O
Ø
O
✳
2
1
✳
R
✳ ✳
✳
✳
R
✳
✳
Table 5: Pinout Diagram Symbols (Continued)
V
G G
✳
G
V
✳
➃, ➄, ➅, ➆
r
➉, ➀, ➁,
❿, ❶, ❷
Bank 1
Bank 4
Symbol
W
G
✳
✳
R
✳
S
➀
R
➆
R
r
r
R
G
➂
O
R
➅
✳
✳
✳
✳
T
B
➂,
W
D
B
P
K
S
T
+
–
n
I
O
➉
➃
G
G
✳
➁
✳
V
R
P
D
T
Virtex™ 2.5 V Field Programmable Gate Arrays
O
✳
✳
✳
✳
✳
➄
✳
O
O
K
r
I
C
D
G
H
M
N
A
B
E
F
K
J
L
M0, M1, M2
D0/DIN, D1, D2, D3, D4, D5, D6, D7
DOUT/BUSY
DONE
PROGRAM
INIT
CCLK
WRITE
CS
Boundary-scan Test Access Port
Temperature diode, anode
Temperature diode, cathode
No connect
Bank 2
Bank 3
Pin Function
Module 4 of 4
17