EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 444

no-image

EP2AGX65DF29C6N

Manufacturer Part Number
EP2AGX65DF29C6N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29C6N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
63250
# I/os (max)
364
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
63250
Ram Bits
5557452.8
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ST
Quantity:
12 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N/ALTERA
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N@@@@@
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6NALTERA
Manufacturer:
ALTERA
0
1–58
Arria II Device Handbook Volume 2: Transceivers
1
Figure 1–56
Figure 1–56. 1000 Base-X PHY in a GIGE OSI Reference Model
In GIGE functional mode, Arria II GX and GZ devices have built-in circuitry to
support the following PCS and PMA functions defined in the IEEE 802.3 specification:
Arria II GX and GZ transceivers do not have built-in support for some PCS functions;
for example, auto-negotiation state machine, collision-detect, and carrier-sense. If
required, you must implement these functions in a PLD logic array or external
circuits.
8B/10B encoding and decoding
Synchronization
Upstream transmitter and local receiver clock frequency compensation (rate
matching)
Clock recovery from the encoded data forwarded by the receiver PMD
Serialization and deserialization
shows the 1000 Base-X PHY position in a GIGE OSI reference model.
OSI Reference
Model Layers
Presentation
Application
Transport
Data Link
Network
Physical
Session
LAN CSMA/DC Layers
MAC (Optional)
Chapter 1: Transceiver Architecture in Arria II Devices
Reconcilation
Higher Layers
Medium
PMD
MAC
PCS
PMA
LLC
GMII
1000 Base-X PHY
December 2010 Altera Corporation
Functional Modes

Related parts for EP2AGX65DF29C6N