EP2AGX65DF29C6N Altera, EP2AGX65DF29C6N Datasheet - Page 348

no-image

EP2AGX65DF29C6N

Manufacturer Part Number
EP2AGX65DF29C6N
Description
IC ARRIA II GX FPGA 65K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX65DF29C6N

Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5246
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
63250
# I/os (max)
364
Frequency (max)
400MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
63250
Ram Bits
5557452.8
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ST
Quantity:
12 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX65DF29C6N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N/ALTERA
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6N@@@@@
Manufacturer:
ALTERA
0
Part Number:
EP2AGX65DF29C6NALTERA
Manufacturer:
ALTERA
0
9–68
Arria II Device Handbook Volume 1: Device Interfaces and Integration
Table 9–27
both for volatile key and non-volatile key programming.
Table 9–27. Design Security Configuration Schemes Availability
You can use the design security feature with other configuration features, such as the
compression and remote system upgrade features. When you use compression with
the design security feature, the configuration file is first compressed and then
encrypted using the Quartus II software. During configuration, the Arria II device
first decrypts and then decompresses the configuration file.
FPP
AS
Fast AS
PS
JTAG
Notes to
(1) In this mode, the host system must send a DCLK that is ×4 the data rate.
(2) JTAG configuration supports only unencrypted configuration file.
Configuration Scheme
(2)
Table
lists the configuration schemes that support the design security feature
9–27:
Chapter 9: Configuration, Design Security, and Remote System Upgrades in Arria II Devices
MAX II device or microprocessor and flash memory
Serial configuration device
Serial configuration device
MAX II device or microprocessor and flash memory
Download cable
MAX II device or microprocessor and flash memory
Download cable
Configuration Method
December 2010 Altera Corporation
Design Security
Security
v
Design
v
v
v
v
(1)

Related parts for EP2AGX65DF29C6N