EP3C16F484C8N Altera, EP3C16F484C8N Datasheet - Page 66
![IC CYCLONE III FPGA 16K 484FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP3C16F484C8N
Manufacturer Part Number
EP3C16F484C8N
Description
IC CYCLONE III FPGA 16K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr
Datasheets
1.EP3C5F256C8N.pdf
(5 pages)
2.EP3C5F256C8N.pdf
(34 pages)
3.EP3C5F256C8N.pdf
(66 pages)
4.EP3C5F256C8N.pdf
(14 pages)
5.EP3C5F256C8N.pdf
(76 pages)
6.EP3C10M164C8N.pdf
(350 pages)
7.EP3C16F484C8N.pdf
(274 pages)
Specifications of EP3C16F484C8N
Number Of Logic Elements/cells
15408
Number Of Labs/clbs
963
Total Ram Bits
516096
Number Of I /o
346
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
15408
# I/os (max)
346
Frequency (max)
402MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
15408
Ram Bits
516096
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
No. Of Logic Blocks
963
Family Type
Cyclone III
No. Of I/o's
346
I/o Supply Voltage
3.3V
Operating Frequency Max
402MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2474
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA
Quantity:
331
Company:
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA44
Quantity:
120
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
5–2
Table 5–1. Cyclone III Device Family GCLK Network Connections (Part 1 of 2)
Cyclone III Device Handbook, Volume 1
CLK0/DIFFCLK_0p
CLK1/DIFFCLK_0n
CLK2/DIFFCLK_1p
CLK3/DIFFCLK_1n
CLK4/DIFFCLK_2p
CLK5/DIFFCLK_2n
CLK6/DIFFCLK_3p
CLK7/DIFFCLK_3n
CLK8/DIFFCLK_5n
(2)
CLK9/DIFFCLK_5p
(2)
CLK10/DIFFCLK_4n
(2)
CLK11/DIFFCLK_4p
(2)
CLK12/DIFFCLK_7n
(2)
CLK13/DIFFCLK_7p
(2)
CLK14/DIFFCLK_6n
(2)
CLK15/DIFFCLK_6p
(2)
PLL1_C0
PLL1_C1
PLL1_C2
PLL1_C3
PLL1_C4
PLL2_C0
PLL2_C1
PLL2_C2
PLL2_C3
PLL2_C4
PLL3_C0
PLL3_C1
PLL3_C2
PLL3_C3
PLL3_C4
GCLK Network Clock
Sources
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
Table 5–1
v
—
—
v
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
v
—
v
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
—
— —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
0
—
v v
v
— —
v
v
— —
—
1
lists the connectivity of the clock sources to the GCLK networks.
v
v
v
—
— —
—
2
—
—
v v
v
v
—
v
—
3
v
— — — —
v
v
— — — —
— — — —
— — — —
—
— —
— —
—
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
—
— —
—
— —
— — —
— — — —
— — — —
— — — —
— — — —
4
v
v
v
v
— — —
— — —
— — —
— — —
5
v v
v
v
v
—
— —
— —
—
6
v
—
—
v
—
v
7
GCLK Networks
Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family
v v
v
v
v
— — — — —
— — — — —
— — — — —
— — — — —
—
— — — — —
— —
— — —
— — —
— —
— — — — —
— — — — —
— — — — —
— — — — —
— — — — —
— — — — —
— — — — —
— — — — —
— — — — —
—
— — — — —
—
— —
— — —
— —
— — —
— — — —
8
v
v
v
— — — —
— — — —
— — — —
9
v
v
v
v
10 11 12 13 14 15 16 17 18 19
— — —
— — —
— — —
— — — — — — —
(Note 1)
—
v v
v
— —
— —
v
—
v
v
—
—
v
—
v
© December 2009 Altera Corporation
v v
v
v
v
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
—
— — — —
— —
— — —
— — —
— —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
— — — —
—
— — — —
—
v
v
v
— — — — — —
— — —
— — —
v
v
— —
— —
— —
— —
—
v v
v
—
Clock Networks
v
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
—
—
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
— — —
v v
v
—
— —
v
—