EP2C8F256C7 Altera, EP2C8F256C7 Datasheet - Page 31
![IC CYCLONE II FPGA 8K 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EP2C8F256C7
Manufacturer Part Number
EP2C8F256C7
Description
IC CYCLONE II FPGA 8K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C8F256C7
Number Of Logic Elements/cells
8320
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
8256
# I/os (max)
182
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
8256
Ram Bits
165888
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1453
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C8F256C7
Manufacturer:
ATI/AMD
Quantity:
1
Company:
Part Number:
EP2C8F256C7
Manufacturer:
ALTERA
Quantity:
1 045
Part Number:
EP2C8F256C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C8F256C7N
Manufacturer:
ALTERA
Quantity:
104
Part Number:
EP2C8F256C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Figure 2–12. EP2C15 & Larger PLL, CLK[], DPCLK[] & Clock Control Block Locations
Notes to
(1)
(2)
Altera Corporation
February 2007
There are four clock control blocks on each side.
Only one of the corner CDPCLK pins in each corner can feed the clock control block at a time. The other CDPCLK pins
can be used as general-purpose I/O pins.
CDPCLK0
CDPCLK1
CLK[3..0]
Figure
DPCLK0
DPCLK1
2–12:
4
PLL 3
PLL 1
4
3
CDPCLK7
CDPCLK2
(2)
(2)
Clock Control
DPCLK[11..10]
Block (1)
3
DPCLK[3..2]
4
GCLK[15..0]
2
16
2
CLK[15..12]
CLK[11..8]
16
16
4
4
GCLK[15..0]
16
DPCLK[9..8]
DPCLK[5..4]
2
2
Clock Control
Block (1)
3
4
Cyclone II Device Handbook, Volume 1
CDPCLK6
CDPCLK3
(2)
(2)
3
PLL 4
PLL 2
4
Cyclone II Architecture
4
CDPCLK5
DPCLK7
CLK[7..4]
DPCLK6
CDPCLK4
2–19