EP1C6Q240C6N Altera, EP1C6Q240C6N Datasheet - Page 23
![IC CYCLONE FPGA 5980 LE 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EP1C6Q240C6N
Manufacturer Part Number
EP1C6Q240C6N
Description
IC CYCLONE FPGA 5980 LE 240-PQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet
1.EP1C3T144C8.pdf
(106 pages)
Specifications of EP1C6Q240C6N
Number Of Logic Elements/cells
5980
Number Of Labs/clbs
598
Total Ram Bits
92160
Number Of I /o
185
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Family Name
Cyclone®
Number Of Logic Blocks/elements
5980
# I/os (max)
185
Frequency (max)
405.2MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
5980
Ram Bits
92160
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1811
EP1C6Q240C6N
EP1C6Q240C6N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1C6Q240C6N
Manufacturer:
ALTERA
Quantity:
203
Part Number:
EP1C6Q240C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
May 2008
LUT Chain
Register Chain
Local Interconnect
Direct Link
Interconnect
R4 Interconnect
C4 Interconnect
LE
M4K RAM Block
PLL
Column IOE
Row IOE
Table 2–2. Cyclone Device Routing Scheme
Source
v
—
—
—
—
—
—
—
—
—
—
All embedded blocks communicate with the logic array similar to
LAB-to-LAB interfaces. Each block (i.e., M4K memory or PLL) connects
to row and column interconnects and has local interconnect regions
driven by row and column interconnects. These blocks also have direct
link interconnects for fast connections to and from a neighboring LAB.
Table 2–2
v
—
—
—
—
—
—
—
—
—
—
v
v
v
v
v
shows the Cyclone device's routing scheme.
—
—
—
—
—
—
v
v
v
v
—
—
—
—
—
—
—
v
v
v
v
v
v
—
—
—
—
—
Destination
v
v
v
v
v
v
v
—
—
—
—
v
v
v
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
MultiTrack Interconnect
v
—
—
—
—
—
—
—
—
—
—
v
—
—
—
—
—
—
—
—
—
—
Preliminary
v
—
—
—
—
—
—
—
—
—
—
2–17