EP3SL150F1152C3N Altera, EP3SL150F1152C3N Datasheet - Page 330

• Manufacturer Part Number: EP3SL150F1152C3N
• Description: IC STRATX III FPGA 150K 1152FBGA
• Manufacturer: Altera
• Series: Stratix® IIIr

Specifications of EP3SL150F1152C3N

• Number Of Logic Elements/cells: 142500
• Number Of Labs/clbs: 5700
• Total Ram Bits: 6390
• Number Of I /o: 744
• Voltage - Supply: 0.86 V ~ 1.15 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-FBGA
• For Use With: 544-2568 - KIT DEVELOPMENT STRATIX III
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-2408; EP3SL150F1152C3NES

1–330
Chapter Revision History
Table 1–202. Chapter Revision History (Part 1 of 2)
Stratix III Device Handbook, Volume 2
July 2010
March 2010
July 2009
May 2009
February 2009
October 2008
Date
Table 1–202
Version
2.3
2.2
2.1
2.0
1.9
1.8
lists the revision history for this chapter.
Updated
Updated for the Quartus II software version 9.1 SP2 release:
■
■
■
Minor text edits.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Updated Table 1–7, Table 1–8, Table 1–11, Table 1–19, Table 1–23,
Table 1–25, Table 1–28, Table 1–29, and Table 1–33.
Updated the “Sinusoidal Maximum Allowed Overshoot/Undershoot Voltage”
and “External Memory Interface Specifications” sections.
Minor text edits.
Updated Table 1–1, Table 1–7, Table 1–9, Table 1–18, Table 1–21,
Table 1–22, Table 1–23, Table 1–25, Table 1–26, Table 1–28, Table 1–29,
Table 1–30, Table 1–33, Table 1–35, Table 1–41, Table 1–43, Table 1–51,
Table 1–53, Table 1–61, Table 1–63, Table 1–71, Table 1–73, Table 1–81,
Table 1–83, Table 1–91, Table 1–93, Table 1–101, Table 1–103, Table 1–111,
Table 1–113, Table 1–121, Table 1–123, Table 1–131, and Table 1–133.
Updated Equation 1–1.
Updated “Programmable IOE Delay”, “PLL Specifications”, “DSP Block
Specifications”, “TriMatrix Memory Block Specifications”, “External Memory
Interface Specifications”, and “High-Speed I/O Specifications” sections.
Updated all Timing Information Tables in “User I/O Pin Timing” and
“Dedicated Clock Pin Timing” sections.
Removed “Referenced Documents” and “Maximum Input and Output Toggle
Rate” sections.
Updated “Operating Conditions”.
Added “Bus Hold Specifications”.
Updated Table 1–3, Table 1–6, Table 1–7, Table 1–11, and Table 1–14.
Updated Table 1–17 to Table 1–25.
Updated Table 1–39 to Table 1–47.
Updated Table 1–50 to Table 1–210.
Added (Note 3) to Table 1–11.
Added (Note 1) to Table 1–14.
Added (Note 6) to Table 1–17.
Added (Note 1) to Table 1–47.
Added Table 1–26.
Added Figure 1–2.
Table
1–11,
Chapter 1: Stratix III Device Datasheet: DC and Switching Characteristics
Table
1–20,
Changes Made
Table
1–25, and
Table
© July 2010 Altera Corporation
1–33.
Chapter Revision History