EP2S60F484C5N Altera, EP2S60F484C5N Datasheet - Page 107
![IC STRATIX II FPGA 60K 484-FBGA](/photos/6/72/67258/544-484-fbga_sml.jpg)
EP2S60F484C5N
Manufacturer Part Number
EP2S60F484C5N
Description
IC STRATIX II FPGA 60K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S60F484C5N
Number Of Logic Elements/cells
60440
Number Of Labs/clbs
3022
Total Ram Bits
2544192
Number Of I /o
334
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
60440
# I/os (max)
334
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
60440
Ram Bits
2544192
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
For Use With
544-1700 - DSP KIT W/STRATIX II EP2S60N544-1697 - NIOS II KIT W/STRATIX II EP2S60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1908
EP2S60F484C5N
EP2S60F484C5N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S60F484C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S60F484C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
May 2007
Notes to
(1)
(2)
(3)
(4)
780-pin
FineLine BGA
1,020-pin
FineLine BGA
1,508-pin
FineLine BGA
1,020-pin
FineLine BGA
1,508-pin
FineLine BGA
Table 2–25. EP2S130 Differential Channels
Table 2–26. EP2S180 Differential Channels
Package
Package
The total number of receiver channels includes the four non-dedicated clock channels that can be optionally used
as data channels.
This is the maximum number of channels the PLLs can directly drive.
This is the maximum number of channels if the device uses cross bank channels from the adjacent center PLL.
The channels accessible by the center fast PLL overlap with the channels accessible by the corner fast PLL.
Therefore, the total number of channels is not the addition of the number of channels accessible by PLLs 1, 2, 3, and
4 with the number of channels accessible by PLLs 7, 8, 9, and 10.
Tables 2–21
Transmitter
Receiver
Transmitter
Receiver
Transmitter
Receiver
Transmitter
Receiver
Transmitter
Receiver
Transmitter/
Transmitter/
Receiver
Receiver
to 2–26:
Channels
Channels
156
156
156
156
64
68
88
92
88
92
Total
Total
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(3)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
PLL 1
PLL 1
16
32
17
34
22
44
23
46
37
78
37
78
22
44
23
46
37
78
37
78
Note (1)
Note (1)
Center Fast PLLs
Center Fast PLLs
PLL 2
PLL 2
16
32
17
34
22
44
23
46
41
78
41
78
22
44
23
46
41
78
41
78
PLL 3
PLL 3
16
32
17
34
22
44
23
46
41
78
41
78
22
44
23
46
41
78
41
78
PLL 4
PLL 4
16
32
17
34
22
44
23
46
37
78
37
78
22
44
23
46
37
78
37
78
Stratix II Device Handbook, Volume 1
PLL 7
PLL 7
22
23
37
37
22
23
37
37
-
-
-
-
-
-
-
-
-
-
-
-
Corner Fast PLLs
Corner Fast PLLs
PLL 8
PLL 8
Stratix II Architecture
22
23
41
41
22
23
41
41
-
-
-
-
-
-
-
-
-
-
-
-
PLL 9 PLL 10
PLL 9 PLL 10
22
23
41
41
22
23
41
41
-
-
-
-
-
-
-
-
-
-
-
-
(4)
(4)
22
23
37
37
22
23
37
37
2–99
-
-
-
-
-
-
-
-
-
-