EPF6016QC208-3N Altera, EPF6016QC208-3N Datasheet - Page 23
![IC FLEX 6000 FPGA 16K 208-PQFP](/photos/6/70/67062/544-208-pqfp_sml.jpg)
EPF6016QC208-3N
Manufacturer Part Number
EPF6016QC208-3N
Description
IC FLEX 6000 FPGA 16K 208-PQFP
Manufacturer
Altera
Series
FLEX 6000r
Datasheet
1.EPF6010ATC100-3N.pdf
(52 pages)
Specifications of EPF6016QC208-3N
Number Of Logic Elements/cells
1320
Number Of Labs/clbs
132
Number Of I /o
171
Number Of Gates
16000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Family Name
FLEX 6000
Number Of Usable Gates
16000
Number Of Logic Blocks/elements
1320
# I/os (max)
171
Frequency (max)
125MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
5V
Logic Cells
1320
Device System Gates
16000
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Total Ram Bits
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1954
EPF6016QC208-3N
EPF6016QC208-3N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF6016QC208-3N
Manufacturer:
ALTERA31
Quantity:
859
Part Number:
EPF6016QC208-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
I/O Elements
An IOE contains a bidirectional I/O buffer and a tri-state buffer. IOEs can
be used as input, output, or bidirectional pins. An IOE receives its data
signals from the adjacent local interconnect, which can be driven by a row
or column interconnect (allowing any LE in the device to drive the IOE) or
by an adjacent LE (allowing fast clock-to-output delays). A FastFLEX
I/O pin is a row or column output pin that receives its data signals from
the adjacent local interconnect driven by an adjacent LE. The IOE receives
its output enable signal through the same path, allowing individual
output enables for every pin and permitting emulation of open-drain
buffers. The Altera Compiler uses programmable inversion to invert the
data or output enable signals automatically where appropriate. Open-
drain emulation is provided by driving the data input low and toggling
the OE of each IOE. This emulation is possible because there is one OE per
pin.
A chip-wide output enable feature allows the designer to disable all pins
of the device by asserting one pin (DEV_OE). This feature is useful during
board debugging or testing.
Figure 12
Figure 12. IOE Block Diagram
shows the IOE block diagram.
Chip-Wide Output Enable
From LAB Local Interconnect
From LAB Local Interconnect
To Row or Column Interconnect
FLEX 6000 Programmable Logic Device Family Data Sheet
Delay
Slew-Rate
Control
TM
23