EP2C8T144I8N Altera, EP2C8T144I8N Datasheet - Page 161

IC CYCLONE II FPGA 8K 144-TQFP

EP2C8T144I8N

Manufacturer Part Number
EP2C8T144I8N
Description
IC CYCLONE II FPGA 8K 144-TQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8T144I8N

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
85
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-TQFP, 144-VQFP
Family Name
Cyclone® II
Number Of Logic Blocks/elements
8256
# I/os (max)
85
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
8256
Ram Bits
165888
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8T144I8N
Manufacturer:
ALTERA31
Quantity:
387
Part Number:
EP2C8T144I8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8T144I8N
Manufacturer:
ALTERA
0
Part Number:
EP2C8T144I8N
Manufacturer:
ALTERA
0
Part Number:
EP2C8T144I8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C8T144I8N
Manufacturer:
ALTERA31
Quantity:
13 683
Part Number:
EP2C8T144I8N
0
Company:
Part Number:
EP2C8T144I8N
Quantity:
48
Altera Corporation
February 2008
Notes to
(1)
(2)
2.5-V
1.8-V
1.5-V
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
HSTL-18 Class I
HSTL-18 Class II
HSTL-15 Class I
HSTL-15 Class II
Differential SSTL-2 Class I
Differential SSTL-2 Class II
Differential SSTL-18 Class I
Differential SSTL-18 Class II
Differential HSTL-18 Class I
Differential HSTL-18 Class II
Differential HSTL-15 Class I
Differential HSTL-15 Class II
LVDS
Simple RSDS
Mini-LVDS
LVCMOS
LVTTL
2.5-V
1.8-V
Table 5–56. Maximum DCD for SDR Output on Column I/O
Table 5–57. Maximum for DDIO Output on Row Pins with PLL in the Clock
Path
Row Pins with PLL in the Clock Path
(Part 2 of 2)
Column I/O Output Standard
The DCD specification is characterized using the maximum drive strength
available for each I/O standard.
Numbers are applicable for commercial, industrial, and automotive devices.
Notes
Table
(1),
5–56:
(2)
(Part 1 of 2)
DC Characteristics and Timing Specifications
Cyclone II Device Handbook, Volume 1
140
115
745
150
135
150
135
C6
60
60
60
60
60
75
60
60
60
60
60
75
60
60
60
270
285
180
165
C6
140
115
745
130
135
115
150
135
130
135
115
150
135
C7
60
60
75
60
60
75
60
70
60
310
305
180
175
C7
Notes
155
165
770
130
135
115
100
150
155
130
135
115
100
150
155
C8
75
80
75
80
60
70
60
310
335
220
205
C8
(1),
(2)
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
5–71

Related parts for EP2C8T144I8N