EP2C8T144C7N Altera, EP2C8T144C7N Datasheet - Page 17

IC CYCLONE II FPGA 8K 144-TQFP

EP2C8T144C7N

Manufacturer Part Number
EP2C8T144C7N
Description
IC CYCLONE II FPGA 8K 144-TQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C8T144C7N

Number Of Logic Elements/cells
8256
Number Of Labs/clbs
516
Total Ram Bits
165888
Number Of I /o
85
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1667

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C8T144C7N
Manufacturer:
Altera
Quantity:
135
Part Number:
EP2C8T144C7N
Manufacturer:
ATLERA
Quantity:
10
Part Number:
EP2C8T144C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C8T144C7N
Manufacturer:
ALTERA
0
Figure 2–3. LE in Normal Mode
Altera Corporation
February 2007
data1
data2
data3
cin (from cout
of previous LE)
data4
Packed Register Input
Register Feedback
Four-Input
Arithmetic Mode
The arithmetic mode is ideal for implementing adders, counters,
accumulators, and comparators. An LE in arithmetic mode implements a
2-bit full adder and basic carry chain (see
mode can drive out registered and unregistered versions of the LUT
output. Register feedback and register packing are supported when LEs
are used in arithmetic mode.
LUT
Register chain
connection
clock (LAB Wide)
(LAB Wide)
ena (LAB Wide)
aclr (LAB Wide)
sload
(LAB Wide)
sclear
Cyclone II Device Handbook, Volume 1
ENA
D
CLRN
Figure
Q
2–4). LEs in arithmetic
Cyclone II Architecture
Row, Column, and
Direct Link Routing
Row, Column, and
Direct Link Routing
Local routing
Register
chain output
2–5

Related parts for EP2C8T144C7N