EP1K30QC208-3N Altera, EP1K30QC208-3N Datasheet - Page 12

IC ACEX 1K FPGA 30K 208-PQFP

EP1K30QC208-3N

Manufacturer Part Number
EP1K30QC208-3N
Description
IC ACEX 1K FPGA 30K 208-PQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet

Specifications of EP1K30QC208-3N

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
147
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Family Name
ACEX™ 1K
Number Of Usable Gates
30000
Number Of Logic Blocks/elements
1728
# I/os (max)
147
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
1728
Ram Bits
24576
Device System Gates
119000
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1836
EP1K30QC208-3N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA42
Quantity:
4 571
Part Number:
EP1K30QC208-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
Quantity:
24
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
0
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1K30QC208-3N
Manufacturer:
ALTERA
Quantity:
17 002
Company:
Part Number:
EP1K30QC208-3N
Quantity:
1 300
Part Number:
EP1K30QC208-3NQ
Manufacturer:
ALTERA
0
ACEX 1K Programmable Logic Device Family Data Sheet
Figure 5. ACEX 1K EAB Memory Configurations
Figure 6. Examples of Combining ACEX 1K EABs
12
256
256
256
16
16
16
EABs can be used to implement synchronous RAM, which is easier to use
than asynchronous RAM. A circuit using asynchronous RAM must
generate the RAM write enable signal, while ensuring that its data and
address signals meet setup and hold time specifications relative to the
write enable signal. In contrast, the EAB’s synchronous RAM generates its
own write enable signal and is self-timed with respect to the input or write
clock. A circuit using the EAB’s self-timed RAM must only meet the setup
and hold time specifications of the global clock.
When used as RAM, each EAB can be configured in any of the following
sizes: 256 16; 512 8; 1,024
EAB memory configurations.
Larger blocks of RAM are created by combining multiple EABs. For
example, two 256 16 RAM blocks can be combined to form a 256 32
block, and two 512 8 RAM blocks can be combined to form a
512 16 block.
256
32
512
Figure 6
8
shows examples of multiple EAB combination.
4; or 2,048 2.
1,024 4
512
512
8
8
Figure 5
512
16
2,048 2
shows the ACEX 1K
Altera Corporation

Related parts for EP1K30QC208-3N