EP2C5Q208C7 Altera, EP2C5Q208C7 Datasheet - Page 101

IC CYCLONE II FPGA 5K 208-PQFP

EP2C5Q208C7

Manufacturer Part Number
EP2C5Q208C7
Description
IC CYCLONE II FPGA 5K 208-PQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C5Q208C7

Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
142
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1447

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C5Q208C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5Q208C7
Manufacturer:
ALTERA
0
Part Number:
EP2C5Q208C7N
Manufacturer:
ALTERA
Quantity:
45
Part Number:
EP2C5Q208C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5Q208C7N
Manufacturer:
ALTERA
0
Part Number:
EP2C5Q208C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
DC
Characteristics
for Different Pin
Types
Altera Corporation
February 2008
Notes to
(1)
(2)
(3)
(4)
Differential 1.8-V
HSTL class I
and II
Differential
SSTL-2 class I
(4)
Differential
SSTL-2 class II
(4)
Differential
SSTL-18 class I
(4)
Differential
SSTL-18 class II
(4)
Table 5–9. DC Characteristics for User I/O Pins Using Differential I/O Standards
I/O Standard
The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output
pins.
The RSDS and mini-LVDS I/O standards are only supported on output pins.
The differential 1.8-V HSTL and differential 1.5-V HSTL I/O standards are only supported on clock input pins and
PLL output clock pins.
The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock
pins.
(3)
Table
5–9:
Min
V
OD
Typ
(mV)
Table 5–10
I/O pins using single-ended I/O standards
I/O pins using differential I/O standards
Dedicated clock pins
JTAG
Configuration pins
Table 5–10. Bus Hold Support
Max
ΔV
shows the types of pins that support bus hold circuitry.
Min Max
OD
Pin Type
(mV)
V
V
0.125
0.125
0.5 ×
0.5 ×
Min
C C I O
C C I O
DC Characteristics and Timing Specifications
V
V
V
OCM
0.5 ×
0.5 ×
Typ
C C I O
C C I O
(V)
Cyclone II Device Handbook, Volume 1
V
V
0.125
0.125
0.5 ×
0.5 ×
Max
C C I O
C C I O
+
+
V
V
– 0.28
V
V
V
0.475
– 0.4
0.57
0.76
Min
C C I O
C C I O
T T
T T
T T
V
Note (1)
OH
+
+
+
(V)
Bus Hold
Max
Yes
No
No
No
No
(Part 2 of 2)
Min
V
OL
(V)
V
V
V
0.475
Max
0.57
0.76
0.28
0.4
T T
T T
T T
5–11

Related parts for EP2C5Q208C7