EP2C5T144I8 Altera, EP2C5T144I8 Datasheet - Page 42

IC CYCLONE II FPGA 5K 144-TQFP

EP2C5T144I8

Manufacturer Part Number
EP2C5T144I8
Description
IC CYCLONE II FPGA 5K 144-TQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C5T144I8

Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
89
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2138

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C5T144I8
Manufacturer:
ALTERA
Quantity:
2
Part Number:
EP2C5T144I8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5T144I8
Manufacturer:
ALTERA
0
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA41
Quantity:
710
Part Number:
EP2C5T144I8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA
Quantity:
360
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA
0
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Embedded Memory
2–30
Cyclone II Device Handbook, Volume 1
Memory Modes
Table 2–7
M4K memory blocks.
1
Single-port memory
Simple dual-port memory
Simple dual-port with mixed
width
True dual-port memory
True dual-port with mixed
width
Embedded shift register
ROM
FIFO buffers
Table 2–7. M4K Memory Modes
Memory Mode
Embedded Memory can be inferred in your HDL code or
directly instantiated in the Quartus II software using the
MegaWizard
summarizes the different memory modes supported by the
®
Plug-in Manager Memory Compiler feature.
M4K blocks support single-port mode, used when
simultaneous reads and writes are not required.
Single-port memory supports non-simultaneous
reads and writes.
Simple dual-port memory supports a
simultaneous read and write.
Simple dual-port memory mode with different
read and write port widths.
True dual-port mode supports any combination of
two-port operations: two reads, two writes, or one
read and one write at two different clock
frequencies.
True dual-port mode with different read and write
port widths.
M4K memory blocks are used to implement shift
registers. Data is written into each address
location at the falling edge of the clock and read
from the address at the rising edge of the clock.
The M4K memory blocks support ROM mode. A
MIF initializes the ROM contents of these blocks.
A single clock or dual clock FIFO may be
implemented in the M4K blocks. Simultaneous
read and write from an empty FIFO buffer is not
supported.
Description
Altera Corporation
February 2007

Related parts for EP2C5T144I8