EP2C5T144I8 Altera, EP2C5T144I8 Datasheet - Page 153
![IC CYCLONE II FPGA 5K 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EP2C5T144I8
Manufacturer Part Number
EP2C5T144I8
Description
IC CYCLONE II FPGA 5K 144-TQFP
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C5T144I8
Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
89
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2138
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C5T144I8
Manufacturer:
ALTERA
Quantity:
2
Company:
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA41
Quantity:
710
Part Number:
EP2C5T144I8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2008
Notes to
(1)
(2)
(3)
(4)
(5)
f
(input clock
frequency)
HSIODR
SW
Input jitter
tolerance
t
H S C L K
L O C K
Table 5–51. LVDS Receiver Timing Specification
Symbol
For extended temperature devices, the maximum input clock frequency for x10 through x2 modes is 275 MHz.
For extended temperature devices, the maximum data rate for x10 through x2 modes is 550 Mbps.
For extended temperature devices, the maximum input clock frequency for x1 mode is 340 MHz.
For extended temperature devices, the maximum data rate for x1 mode is 340 Mbps.
For extended temperature devices, the maximum lock time is 500 us.
Table
Conditions
5–51:
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
—
—
—
Min
100
10
10
10
10
10
10
80
70
40
20
10
—
—
—
External Memory Interface Specifications
Table 5–52
Note to
(1)
–6 Speed Grade
Table 5–52. DQS Bus Clock Skew Adder Specifications
Typ
This skew specification is the absolute maximum and minimum skew. For
example, skew on a ×9 DQ group is 155 ps or ±77.5 ps.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Table
Mode
×18
shows the DQS bus clock skew adder specifications.
×9
402.5
402.5
402.5
402.5
402.5
402.5
402.5
Max
805
805
805
805
805
300
500
100
5–52:
Min
100
10
10
10
10
10
10
80
70
40
20
10
—
—
—
–7 Speed Grade
DQS Clock Skew Adder
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
DC Characteristics and Timing Specifications
402.5
402.5
155
190
Max
320
320
320
320
320
640
640
640
640
640
400
500
100
Cyclone II Device Handbook, Volume 1
Min
100
10
10
10
10
10
10
80
70
40
20
10
—
—
—
–8 Speed Grade
Typ
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
402.5
402.5
320
320
320
320
320
640
640
640
640
640
100
Max
400
550
Unit
ps
ps
(1)
(1)
(1)
(1)
(1)
(2)
(2)
(2)
(2)
(2)
(5)
(3)
(4)
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ps
ps
ps
5–63