S19252PBIDB Applied Micro Circuits Corporation, S19252PBIDB Datasheet - Page 49

• Manufacturer Part Number: S19252PBIDB
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S19252PBIDB

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Table 22: Input Pin Assignments and Descriptions (Continued)
Revision 5.03
KILLRXMCK
KILLPOCLK
RX_BIST_EN
RX_BIST_CLR
RXPD
RX_DATA_SWAP
RSTB
DLEB
LLEB
Pin Name
LVCMOS
LVCMOS
Register
Register
Register
Register
Register
Register
Register
Pull Up
0x01h
0x01h
0x85h
0x85h
0x0Bh
0x01h
0x02h
Level
Down
Pull
AppliedMicro - Confidential and Proprietary
I/O
I
I
I
I
I
I
I
I
I
Pin#
G15
B10
Common Inputs
Kill RX_MCK Clock Output. Active High. For normal operation,
KILLRXMCK is low. When this input is high, it will force the RX_MCK
output to state as specified by the CLKSTOP_VAL register bit. This
signal can be accessed through the serial bus register (Default = 0).
Kill POCLK Output. Active high For normal operation, KILLPOCLK is
low. When this input is high, it will force the POCLK output to a state
specified by the CLKSTOP_VAL register bit. This signal can be
accessed through the serial bus register (Default = 0).
Receive Built-In Self Test Enable. This active high input enables the
receive built-in self test mode. In this mode the PRBS generator will
start sending the pattern through the parallel data output and receive
checker will be activated. This signal can be accessed through the
serial bus register (Default = 0).
Receive Built-In Self Test Clear. This active high level sensitive
input clears the receive built-in self test error. The RX_BIST_ERR flag
can be cleared by asserting RX_BIST_CLR high in the BIST mode or
by resetting (RSTB) the S19252. This signal can be accessed
through the serial bus register (Default = 0).
Receive Power Down. (Active high) For receiver power down set to
logic 1 (high) when S19252 is used as Transmitter.
Parallel Output Data Bus Reversal. Reverses the order of the paral-
lel output data bus (POUTP/N[15:0]). RX_DATA_SWAP input should
be programmed to logic low (Default) when S19252 is used with 300-
pin MSA connector. RX_DATA_SWAP input should be programmed
to logic high when S19252 is used with 200-pin MSA connector. This
signal can be accessed through the serial bus register (Default = 0).
Master Reset. Reset input for the S19252. Must remain low for 100
ns to accurately reset the transmitter. During reset, PCLK does not
toggle. For normal operation, connect to
will set all MII registers and all logic to the default state. This signal
can be accessed through an external pin and is (active low).
Diagnostic Loopback Enable. This active low input selects the
Diagnostic Loopback Mode. In this mode, the transmitter outgoing
serial data is re-routed to the receiver. This signal can be accessed
through serial bus register (Default = 1).
Line Loopback Enable. This active low input selects the Line Loop-
back Mode. In this mode, the receiver parallel data is routed to the
transmitter and re-transmitted back to the source. See Table 11 for
details. This signal can be accessed through the serial bus register
(Default = 1).
Description
V
DD_3.3V
S19252 Data Sheet
. RSTB while low
49