LTC1278-5ISW#TRPBF Linear Technology, LTC1278-5ISW#TRPBF Datasheet - Page 12
![IC A/DCONV SAMPLNG W/SHTDN24SOIC](/photos/6/59/65989/161-24-soic_sml.jpg)
LTC1278-5ISW#TRPBF
Manufacturer Part Number
LTC1278-5ISW#TRPBF
Description
IC A/DCONV SAMPLNG W/SHTDN24SOIC
Manufacturer
Linear Technology
Datasheet
1.LTC1278-5CSW.pdf
(16 pages)
Specifications of LTC1278-5ISW#TRPBF
Number Of Bits
12
Sampling Rate (per Second)
500k
Data Interface
Parallel
Number Of Converters
1
Power Dissipation (max)
150mW
Voltage Supply Source
Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (0.300", 7.50mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
LTC1278
A
0V TO 5V
Unipolar Offset and Full-scale Error Adjustments
In applications where absolute accuracy is important, then
offset and full-scale errors can be adjusted to zero. Offset
error must be adjusted before full-scale error. Figure 9a
shows the extra components required for full-scale error
adjustment. If both offset and full-scale adjustments are
needed, the circuit in Figure 9b can be used. For zero offset
error apply 0.61mV (i.e., 1/2LSB) at the input and adjust
the offset trim until the LTC1278 output code flickers
between 0000 0000 0000 and 0000 0000 0001. For zero
full-scale error apply an analog input of 4.99817V (i.e., FS
– 1 1/2LSB or last code transition) at the input and adjust
R5 until the LTC1278 output code flickers between 1111
1111 1110 and 1111 1111 1111.
Bipolar Offset and Full-scale Error Adjustments
Bipolar offset and full-scale errors are adjusted in a similar
fashion to the unipolar case. Again, bipolar offset must be
adjusted before full-scale error. Bipolar offset error ad-
justment is achieved by trimming the offset of the op amp
12
Figure 9b. LTC1278 Unipolar Offset and Full-Scale Adjust Circuit
ANALOG
INPUT
PPLICATI
V1
5V
50
R1
10k
10k
R1
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 9a. Full-Scale Adjust Circuit
20LSB TRIM RANGE
R2
10k
R9
20
R2
10k
O
U
–
+
R3
10k
S
+
–
I FOR ATIO
A1
U
FULL-SCALE
ADJUST
100
R4
R4
100k
R3
100k
R6
400
R5
4.3k
FULL-SCALE
ADJUST
W
100k
R7
5V
R8
10k
OFFSET
ADJUST
A
AGND
LTC1278
IN
U
LTC1278 F9a
A
LTC1278
IN
LTC1278 F9b
driving the analog input of the LTC1278 while the input
voltage is 1/2LSB below ground. This is done by applying
an input voltage of – 0.61mV (– 0.5LSB) to the input in
Figure 9c and adjusting the R8 until the ADC output code
flickers between 0000 0000 0000 and 1111 1111 1111.
For full-scale adjustment, an input voltage of 2.49817V
(FS – 1.5LSBs) is applied to the input and R5 is adjusted
until the output code flickers between 0111 1111 1110
and 0111 1111 1111.
BOARD LAYOUT AND BYPASSING
Wire wrap boards are not recommended for high resolu-
tion or high speed A/D converters. To obtain the best
performance from the LTC1278, a printed circuit board is
required. Layout for the printed circuit board should
ensure that digital and analog signal lines are separated as
much as possible. In particular, care should be taken not
to run any digital track alongside an analog signal track or
underneath the ADC. The analog input should be screened
by AGND.
High quality tantalum and ceramic bypass capacitors
should be used at the AV
Figure 10. For the bipolar mode, a 0.1 F ceramic provides
adequate bypassing for the V
be located as close to the pins as possible. The traces
connecting the pins and the bypass capacitors must be
kept short and should be made as wide as possible.
Input signal leads to A
AGND (Pin 3) should be kept as short as possible to
minimize input noise coupling. In applications where this
is not possible, a shielded cable between source and ADC
is recommended.
ANALOG
Figure 9c. LTC1278 Bipolar Offset and Full-Scale Adjust Circuit
INPUT
10k
R1
R2
10k
+
–
IN
DD
and signal return leads from
SS
and V
pin. The capacitors must
R4
100k
R3
100k
R6
200
R5
4.3k
FULL-SCALE
ADJUST
REF
100k
R7
pins as shown in
–5V
5V
R8
20k
OFFSET
ADJUST
A
LTC1278
IN
LTC1278 F9c