CY2291FX Cypress Semiconductor Corp, CY2291FX Datasheet

no-image

CY2291FX

Manufacturer Part Number
CY2291FX
Description
IC 3PLL EPROM CLOCK GEN 20-SOIC
Manufacturer
Cypress Semiconductor Corp
Type
Clock Generator, Fanout Distributionr
Datasheets

Specifications of CY2291FX

Number Of Circuits
1
Package / Case
20-SOIC (7.5mm Width)
Pll
Yes
Input
Clock, Crystal
Output
Clock, Crystal
Ratio - Input:output
1:8
Differential - Input:output
No/No
Frequency - Max
66.6MHz, 90MHz
Divider/multiplier
Yes/No
Voltage - Supply
3.3V, 5V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Frequency-max
66.6MHz/90MHz
Maximum Input Frequency
30 MHz
Minimum Input Frequency
1 MHz
Output Frequency Range
0.076923 MHz to 90 MHz
Supply Voltage (max)
5.5 V
Supply Voltage (min)
3 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V, 5 V
Clock Ic Type
PLL Clock Generator
Frequency
90MHz
No. Of Outputs
8
Supply Current
75mA
Supply Voltage Range
3V To 3.6V, 4.5V To 5.5V
Digital Ic Case Style
SOIC
No. Of Pins
18
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY3093 - SOCKET ADAPTER FTG FOR CY2291F428-1457 - KIT DEV FTG PROGRAMMING KIT
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2184-5
CY2291FX

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2291FX
Manufacturer:
VISHAY
Quantity:
4 932
Features
Functional Description
The CY2291 is a third-generation family of clock generators. The
CY2291 is upwardly compatible with the industry standard
Cypress Semiconductor Corporation
Document Number: 38-07189 Rev. *E
Part Number Outputs
Logic Block Diagram
Three integrated phase-locked loops
EPROM programmability
Factory-programmable (CY2291) or field-programmable
(CY2291F) device options
Low-skew, low-jitter, high-accuracy outputs
Power-management options (Shutdown, OE, Suspend)
Frequency select option
Smooth slewing on CPUCLK
Configurable 3.3 V or 5 V operation
20-pin SOIC Package
CY2291FI
CY2291F
CY2291I
CY2291
8
8
8
8
10 MHz – 25 MHz (external crystal)
1 MHz – 30 MHz (reference clock)
10 MHz – 25 MHz (external crystal)
1 MHz – 30 MHz (reference clock)
10 MHz – 25 MHz (external crystal)
1 MHz – 30 MHz (reference clock)
10 MHz – 25 MHz (external crystal)
1 MHz – 30 MHz (reference clock)
S2/SUSPEND
SHUTDOWN/
XTALOUT
Input Frequency Range
32XOUT
XTALIN
32XIN
S0
S1
OE
OSC.
OSC.
198 Champion Court
(8 BIT)
(10 BIT)
(8 BIT)
CPLL
UPLL
SPLL
Three-PLL General Purpose EPROM
76.923 kHz – 100 MHz (5 V)
76.923 kHz – 80 MHz (3.3 V)
76.923 kHz – 90 MHz (5 V)
76.923 kHz – 66.6 MHz (3.3 V)
76.923 kHz – 90 MHz (5 V)
76.923 kHz – 66.6 MHz (3.3 V)
76.923 kHz – 80 MHz (5 V)
76.923 kHz – 60.0 MHz (3.3 V)
/1,2,4,8
/1,2,3,4,5,6
/8,10,12,13
/20,24,26,40
/48,52,96,104
/1,2,4
/2,3,4
Programmable Clock Generator
Output Frequency Range
ICD2023 and ICD2028 and continues their tradition by providing
a high level of customizable features to meet the diverse clock
synchoronous systems.
All parts provide a highly configurable set of close for PC
motherboard applications. Each of four configurable clock
outputs (CLKA-CLKD) can be assigned 1 of 30 frequencies in
any combination. Multiple outputs configured for the same or
related[3] frequencies have low (<500 ps) skew, in effect
providing on-chip buffering for heavily loaded signals.
The CY2291 can be configured for either 5 V or 3.3 V operation.
The internal ROM tables use EPROM technology, allowing full
customization of output frequencies. The reference oscillator has
been designed for 10 MHz to 25 MHz crystals, providing
additional flexibility. No external components are required with
this crystal. Alternatively, an external reference clock of
frequency between 1 MHZ to 30 MHz can be used. Customers
using the 32 kHz oscillator must connect a 10-MW resistor in
parallel with the 32 kHz crystal.
CONFIG
EPROM
San Jose
,
CA 95134-1709
CPUCLK
32K
XBUF
CLKD
CLKF
CLKA
CLKB
CLKC
Factory programmable
Commercial temperature
Factory programmable
Industrial temperature
Field programmable
Commercial temperature
Field programmable
Industrial temperature
Revised November 10, 2010
Specifics
408-943-2600
CY2291
[+] Feedback

Related parts for CY2291FX

CY2291FX Summary of contents

Page 1

... XTALIN XTALOUT S0 S1 S2/SUSPEND SHUTDOWN/ OE Cypress Semiconductor Corporation Document Number: 38-07189 Rev. *E Three-PLL General Purpose EPROM Programmable Clock Generator ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock synchoronous systems. All parts provide a highly configurable set of close for PC motherboard applications ...

Page 2

Contents Pinouts .............................................................................. 3 Pin Definitions .................................................................. 3 Output Configuration ....................................................... 4 Power Saving Features .................................................... 4 CyClocks Software ........................................................... 4 Cypress FTG Programmer ............................................... 4 Custom Configuration Request Procedure .................... 4 Maximum Ratings ............................................................. 5 Operating Conditions....................................................... 5 Electrical ...

Page 3

Pinouts Pin Definitions Name Pin Number 32XOUT 1 32K 2 CLKC 3 VDD 4, 16 GND 5 [1] XTALIN 6 [1, 2] XTALOUT 7 XBUF 8 CLKD 9 CPUCLK 10 CLKB 11 CLKA 12 CLKF ...

Page 4

Output Configuration The CY2291 has five independent frequency sources on-chip. These are the 32-kHz oscillator, the reference oscillator, and three Phase-locked loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) drives the CLKF output and provides fixed ...

Page 5

Maximum Ratings (Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.) Supply voltage .............................................–0 7 input voltage ..........................................–0 7.0 V Storage temperature ................................ –65 C ...

Page 6

Electrical Characteristics, Commercial 3.3 V Parameter Description V HIGH-level output voltage OH V LOW-level output voltage OL V 32.768-kHz HIGH-level OH–32 output voltage V 32.768-kHz LOW-level OL–32 output voltage [9] V HIGH-level input voltage IH [9] V LOW-level input voltage ...

Page 7

Electrical Characteristics, Industrial 3.3 V Parameter Description V HIGH-level output voltage OH V LOW-level output voltage OL V 32.768-kHz HIGH-level OH–32 output voltage V 32.768-kHz LOW-Level OL–32 Output Voltage [13] V HIGH-level input voltage IH [13] V LOW-level input voltage ...

Page 8

Switching Characteristics, Commercial 5.0 V Parameter Name [21] t Peak-to-peak period jitter (t Clock jitter 9A clock period (f [21] t Peak-to-peak period jitter (t Clock jitter 9B (4 MHz < f [21] t Peak-to-peak period jitter Clock jitter 9C ...

Page 9

Switching Characteristics, Commercial 3.3 V Parameter Name [27] t Peak-to-peak period jitter (t Clock jitter 9A clock period (f [27] t Peak-to-peak period jitter (t Clock jitter 9B < f < 16 MHz) OUT [27] t Peak-to-peak period jitter Clock ...

Page 10

Switching Characteristics, Industrial 5.0 V Parameter Name t Output period Clock output range operation Output duty Duty cycle for outputs, defined as t [28] cycle f > 66 MHZ OUT Duty cycle for outputs, defined ...

Page 11

Switching Characteristics, Industrial 3.3 V Parameter Name t Output period Clock output range, 3 operation Output duty Duty cycle for outputs, defined as t [34] cycle f > 66 MHZ OUT Duty cycle for outputs, defined as t ...

Page 12

Switching Waveforms Figure 2. All Outputs, Duty Cycle and Rise/Fall Time OUTPUT ALL THREE-STATE OUTPUTS CLK OUTPUT RELATED CLK OLD SELECT SELECT CPU Test Circuit V DD 0.1  0.1 F Note 40. The CY2291 ...

Page 13

... Ordering Information Ordering Code Pb-free CY2291FX 20-Pin SOIC CY2291FXT 20-Pin SOIC – Tape and reel Possible Configuration [41] Ordering Code Pb-free CY2291SXC–XXX 20-Pin SOIC CY2291SXC–XXXT 20-Pin SOIC – Tape and reel CY2291SXL–XXX 20-Pin SOIC CY2291SXL–XXXT 20-Pin SOIC – Tape and reel ...

Page 14

Package Diagram Figure 6. 20-Pin (300 MIL) SOIC Package Outline Document Number: 38-07189 Rev. *E CY2291 51-85024 *D Page [+] Feedback ...

Page 15

Acronyms Acronym Description CLKIN Clock input CMOS complementary metal oxide semiconductor OE Output enable PLL Phase locked loop SPLL System Phase locked loop PPM Parts per million FTG Frequency time generator FAE Field application engineer Document Conventions Units of Measure ...

Page 16

... Updated template. Added Note “Not recommended for new designs.” Removed part number CY2291F, CY2291FT, CY2291SC-XXX, CY2291SC-XXXT, CY2291SI-XXX, CY2291SI-XXXT, CY2291SL-XXX, CY2291SL-XXXT, CY2291FIT, CY2291SXI-XXX, CY2291SXI-XXXT, CY2291FXI and CY2291FXIT. Changed CyClocks reference to include CyberClocks. Changed Lead-free to Pb-free. Updated Package diagram 51-85024 *B to 51-85024 *C. Ordering Information ...

Page 17

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...

Related keywords