ICS9248BF-138LFT IDT, Integrated Device Technology Inc, ICS9248BF-138LFT Datasheet
ICS9248BF-138LFT
Specifications of ICS9248BF-138LFT
Related parts for ICS9248BF-138LFT
ICS9248BF-138LFT Summary of contents
Page 1
Integrated Circuit Systems, Inc. Frequency Generator & Integrated Buffers for Celeron & PII/III Recommended Application: 810/810E and Solano type chipset. Output Features: • 2- CPUs @ 2.5V • SDRAM @ 3.3V, including 1 free running • ...
Page 2
ICS9248-138 General Description The ICS9248-138 is the single chip clock solution for designs using the 810/810E and Solano style chipset. It provides all necessary clock signals for such a system. Spread spectrum may be enabled through I 10dB. This simplifies ...
Page 3
Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = ...
Page 4
ICS9248-138 Byte 1: SDRAM Control Register (1= enable disable ...
Page 5
Absolute Maximum Ratings Core Supply Voltage . . . . . . . . . . . . . . . . . . . . 5.5 V I/O Supply Voltage . . . . . . . . . ...
Page 6
ICS9248-138 Electrical Characteristics - CPU 70° 2.5 V +/-5 DDL PARAMETER SYMBOL 1 Output Impedance R DSP2B 1 Output Impedance R DSN2B Output High Voltage V OH2B Output Low Voltage V OL2B ...
Page 7
Electrical Characteristics - IOAPIC 70°C;V = 2.5 V +/-5 DDL PARAMETER SYMBOL 1 Output Impedance R DSP4B 1 Output Impedance R DSN4B Output High Voltage V OH4\B Output Low Voltage V OL4B Output High ...
Page 8
ICS9248-138 Electrical Characteristics - PCI 70° 3.3 V +/-5 PARAMETER SYMBOL 1 Output Impedance R DSP1 1 Output Impedance R DSN1 Output High Voltage V OH1 Output Low Voltage V OL1 ...
Page 9
General I The information in this section assumes familiarity with I For more information, contact ICS for an I How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock ...
Page 10
ICS9248-138 Shared Pin Operation - Input/Output Pins The I/O pins designated by (input/output) on the ICS9248- 138 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present ...
Page 11
PD# Timing Diagram The power down selection is used to put the part into a very low power state without turning off the power to the part. PD asynchronous active low input. This signal needs to be synchronized ...
Page 12
ICS9248-138 INDEX INDEX AREA AREA 45° 45° .10 (.004) C .10 (.004) C Ordering Information 9248yF-138 Example: XXXX PPP - T ...