ICS97ULP844AHLFT IDT, Integrated Device Technology Inc, ICS97ULP844AHLFT Datasheet
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS97ULP844AHLFT
Specifications of ICS97ULP844AHLFT
Available stocks
Related parts for ICS97ULP844AHLFT
ICS97ULP844AHLFT Summary of contents
Page 1
Integrated Circuit Systems, Inc. 1.8V Low-Power Wide-Range Frequency Clock Driver Recommended Application: • DDR2 Memory Modules / Zero Delay Board Fan Out • Provides complete DDR DIMM logic solution with ICSSSTU32864/SSTUF32864/SSTUF32866 Product Description/Features: • Low skew, low jitter PLL clock ...
Page 2
ICS97ULP844A Pin Descriptions ...
Page 3
Function Table ...
Page 4
ICS97ULP844A Absolute Maximum Ratings Supply Voltage (VDDQ & AVDD -0.5V to 2.5V Logic Inputs . . . . . . . . . . . . . . . . . ...
Page 5
Recommended Operating Condition (see note1 70°C; Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) A PARAMETER SYMBOL Supply Voltage V DDQ Low level input voltage V High level input voltage V DC ...
Page 6
ICS97ULP844A Timing Requirements 70°C Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) A PARAMETER SYMBOL Max clock frequency Application Frequency Range Input clock duty cycle CLK stabilization 1 Switching Characteristics T = ...
Page 7
VDD/2 ICS97ULP844A -VDD FB_OUTC FB_OUTT X 1110B—06/06/05 Parameter Measurement Information (CLKC) ICS97ULP844 GND Figure 1. IBIS Model Output Load GND R = 10Ω 0Ω ...
Page 8
ICS97ULP844A CLK_INC CLK_INT FB_INC FB_INT FB_OUTC FB_OUTT FB_OUTC FB_OUTT FB_OUTC FB_OUTT X 1110B—06/06/05 Parameter Measurement Information t ( ...
Page 9
Y , FB_OUTC FB_OUTT X 20% Clock Inputs and Outputs 1110B—06/06/05 Parameter Measurement Information t jit(hper_n) t jit(hper_n+ jit(hper) jit(hper_n) 2xf O Figure 7. Half-Period Jitter 80% t slr ...
Page 10
ICS97ULP844A CK CK FBIN FBIN SSC OFF t ( )dyn Figure 10. Time delay between OE and Clock Output (Y, Y) 1110B—06/06/ SSC )dyn Figure 9. Dynamic Phase ...
Page 11
Place the 2200pF capacitor close to the PLL. - Use a wide trace for the PLL analog power & ground. Connect PLL & caps to AGND trace & connect trace to one GND via (farthest from PLL). - Recommended ...
Page 12
ICS97ULP844A SYMBOL Ordering Information ICS97ULP844AH(LF)-T Example: ICS XXXX y H (LF)- T 1110B—06/06/05 Millimeter MIN NOM MAX 0.80 0.90 1.00 0.165 0.20 0.235 0.16 0.20 0.24 0.475 0.50 0.525 0.35 ...