SSTE32882KA1AKG IDT, Integrated Device Technology Inc, SSTE32882KA1AKG Datasheet
SSTE32882KA1AKG
Specifications of SSTE32882KA1AKG
Available stocks
Related parts for SSTE32882KA1AKG
SSTE32882KA1AKG Summary of contents
Page 1
REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V V operation. All inputs are 1.25,1.35V and ...
Page 2
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Features • Pinout optimizes DDR3 RDIMM PCB layout • DDR3-800/1066/1333/1600/1866/2133 rate • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs support stacked DDR3 RDIMMs • Phase Lock Loop ...
Page 3
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Block Diagram - Register and PLL Logic Diagram (Positive Logic) V REF DA3..DA9, DA11, DA13..DA15, DBA0..DBA2 DA0-DA2, DA10, DA12, DRAS, DCAS, DWE (1) DCS[n:0] DCKE0, DCKE1 DODT0, DODT1 ...
Page 4
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Block Diagram - Parity Logic Diagram (Positive Logic) V REF DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE PAR_IN DCS[n:0] DCKE0, DCKE1 DODT0, DODT1 RESET CK CK FBIN FBIN 1 DCS[n:0] ...
Page 5
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Pinout Configuration Package options include a 176-ball Thin-Profile Fine-Pitch BGA (TFBGA) with 0.65mm ball pitch grid, 8.0mm x 13.5mm. It uses the mechanical outline MO-246 ...
Page 6
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Pin Descriptions The device has symmetric pinout with the inputs on the south side and the outputs on the east and west sides. This allows back-to-back mounting on ...
Page 7
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Ball Assignment: MIRROR = HIGH, QCSEN = HIGH or float This table specifies the pinout for the SSTE32882KA1 in the back configuration (QuadCS mode disabled). Balls A9 and ...
Page 8
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Ball Assignment: MIRROR = LOW, QCSEN = LOW This table specifies the pinout for the SSTE32882KA1 in the front configuration (QuadCS mode enabled). Balls A9 and W7 are ...
Page 9
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Ball Assignment: MIRROR = HIGH, QCSEN = LOW This table specifies the pinout for the SSTE32882KA1 in the back configuration (QuadCS mode enabled). Balls A9 and W7 are ...
Page 10
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Terminal Functions Signal Group Signal Name Ungated inputs DCKEn, DODTn Chip Select DAn, DBAn, DRAS, gated inputs DCAS, DWE Chip Select DCS0, DCS1 inputs DCS2, DCS3 Re-driven QxAn, ...
Page 11
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Signal Group Signal Name 1 Power Vrefca Vdd Vss AVdd AVss PVdd PVss RSVD 1 1.25V/1.35V/1.5V CMOS inputs use V 2 These outputs are optimized for memory applications ...
Page 12
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Function Table (Each Flip Flop) with QuadCS Mode Enabled Inputs RESET DCS[3:0] H LLHH H HHLL H LLLL H XXXX H LHHH H HLHH H HHLH H HHHL ...
Page 13
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Parity, Low Power and Standby with QuadCS Mode Disabled RESET DCS0 ...
Page 14
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Parity, Low Power and Standby with QuadCS Mode Enabled RESET DCS[3:0] H LXXX XLXX XXLX XXXL H LXXX XLXX XXLX XXXL H LXXX XLXX XXLX XXXL H LXXX ...
Page 15
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT PLL Function Table Inputs RESET VDD nominal H VDD nominal H VDD nominal H VDD nominal H VDD nominal 3 H GND 3 ...
Page 16
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Absolute Maximum Ratings Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation ...
Page 17
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT DC Specifications - Voltage The SSTE32882KA1 parametric values are specified for the device default control word settings, unless otherwise stated. Note that the RC10 setting does not affect ...
Page 18
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Symbol Parameter V Differential Output Crosspoint Voltage (1.5V Operation) OX Differential Output Crosspoint Voltage (1.35V Operation) 1 DCKE0/1, DODT0/1, DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE, PAR_IN, DCS[1:0] when QCSEN ...
Page 19
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT DC Specifications - Voltage (DDR3U 1.25V) Symbol Parameter V DC Supply voltage (1.25V Operation Reference voltage REF V DC Termination voltage HIGH-level ...
Page 20
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Thermal Symbol Parameter T 1 Case temperature case (max) 1 Measurement procedure JESD51-2 2 This spec is meant to guarantee 125C by the SSTE32882KA1 device. ...
Page 21
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Capacitance Values Symbol Parameter Input capacitance, Data inputs C I Input capacitance, CK, CK, FBIN, FBIN‘ Output capacitance, Re-driven and Clock C Outputs O C Delta capacitance over ...
Page 22
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Timing Requirements Symbol Parameter Input Clock Frequency f CLOCK Input Clock Frequency f TEST Pulse Duration, CK HIGH or LOW Inputs active time ...
Page 23
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 5 Setup (t ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing first crossing of V ...
Page 24
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Timing Requirements (DDR3U 1.25V) Symbol Parameter Input Clock Frequency f CLOCK Input Clock Frequency f TEST Pulse Duration, CK HIGH or LOW Inputs ...
Page 25
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 5 Setup (t ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing and first ...
Page 26
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Voltage Waveforms for Setup and Hold Times–Hold Time Calculation DDQ MIN MIN ...
Page 27
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Voltage Waveforms for Setup and Hold Times–Setup Time Calculation DDQ V min IH(ac) V min IH(dc) V REF(dc) V max IL(dc) V max IL(ac) V ...
Page 28
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT AC Specifications - Output Timing Requirements 1 Symbol Parameter Propagation delay, single-bit switching (1.5V operation) t PDM Propagation delay, single-bit switching 3 (1.35V operation) Output disable time (1/2-Clock ...
Page 29
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT AC Specifications - Output Timing Requirements Symbol Parameter Propagation delay, single-bit t PDM switching (1.25V operation) Output disable time (1/2-Clock pre-launch) t DIS Output enable time (1/2-Clock pre-launch) ...
Page 30
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Output Buffer Characteristics - edge rates over specified operating free-air temperature range Symbol Parameter 1 rising edge slew rate (1.5V operation) dV/dt_r 1 rising edge slew rate (1.35V ...
Page 31
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Clock Driver Characteristics at Application Frequency (frequency band 1) Symbol Parameter Cycle-to-cycle period JIT CC jitter Cycle-to-cycle period JIT CC jitter t ...
Page 32
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Symbol Parameter Maximum variation in 6 delay between the input t DYNOFF & output clock SSC modulation frequency SSC clock input frequency deviation t PLL Loop bandwidth BAND ...
Page 33
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Clock Driver Characteristics at Application Frequency (frequency band 1) Symbol Parameter Cycle-to-cycle period JIT CC jitter Cycle-to-cycle period JIT CC jitter t ...
Page 34
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT 4. This skew represents the absolute Qn skew compared to the output clock (Yn), and contains the register pad skew, clock skew and package routing skew (See “Qn ...
Page 35
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Yn Yn Qn(C/A) Ideal Qn(C/A) Late Qn(C/A) Early Yn Yn Qn(C/A) Ideal Qn(C/A) Late Qn(C/A) Early 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT THE ...
Page 36
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Clock Driver Characteristics at Test Frequency (frequency band 2) Symbol Cycle-to-cycle period jitter JIT CC t Stabilization time STAB Total Clock Output skew t CKSK ...
Page 37
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Initialization The SSTE32882KA1 can be powered-on at 1.5V, 1.35V or 1.25V. After the voltage transition, stable power is provided for a minimum of 200 µs with RESET asserted. ...
Page 38
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT From a device perspective, the initialization sequence must be as shown in the following Device Initialization table. SSTE32882KA1 Device Initialization Sequence Step Power VDD, AVDD, RESET Vref PVDD ...
Page 39
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Timing of clock and data during initialization sequence with stable power Step 0,1 Step 2 ( RESET DCKE[0: (2) DA/C DODT[0:1] H ...
Page 40
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT SSTE32882KA1 Device Initialization Sequence Step Power Inputs: Signals provided by the controller VDD, RESET Vref DCS AVDD, [n:1] PVDD stable voltage stable V 1 ...
Page 41
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Input ( PAR_IN ERROUT 1 CK left out for better visibility. The next figure shows the parity diagram with two consecutive parity-error occurrences and assumes the ...
Page 42
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Two Parity-Error Occurrences Separated by two Clock Cycles of no Error Occurrence n Input ( CA0 PAR_IN ERROUT 1 CK left out for better visibility. The ...
Page 43
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT n Input (1) CK CA0 CA PAR_IN DCS0 DCS1 ERROUT 1 CK left out for better visibility. POWER SAVING MODES The device supports different power saving mechanisms. When ...
Page 44
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT REGISTER CKE POWER DOWN WITH IBT OFF Upon entry into CKE Power Down mode with IBT off, all register input buffers including IBT are disabled except for CK/CK, ...
Page 45
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT To re-enable the register from this power saving state, valid logic levels are required at all register inputs when either or both DCKEn inputs are driven high. Upon ...
Page 46
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT n-1 n n+4 CK RESET DAn,DBAn Hi-Z DRAS Hi-Z DCAS, DWE PAR_IN Hi-Z DODTn tInDIS DCKEn ...
Page 47
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT CLOCK STOPPED POWER DOWN MODE To support S3 Power Management mode or any other operation that allows Yn clocks to float, the SSTE32882KA1 supports a Clock Stopped power ...
Page 48
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Input n-1 n CK/CK High RESET Hi-Z DAn, DBAn DRAS Hi-Z DCAS DWE Hi-Z PAR_IN High, Low or Toggling ...
Page 49
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Input n-1 n CK/CK High RESET DAn, DBAn DRAS DCAS DWE PAR_IN High or Low DODTn tInDIS DCKEn High High or Low DCS[i,0] High High ...
Page 50
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT DYNAMIC 1T/3T TIMING TRANSACTION AND OUTPUT INVERSION ENABLING/DISABLING Output Inversion is always enabled by default, after RESET is de-asserted, to conserve power and reduce simultaneous output switching current. ...
Page 51
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT n n+1 Input (1) CK DCKE[1:0] DA[15:0], DBA[2:0] DODT[1:0] DRAS DCAS, DWE DCS0 (2) DCS[n:1] Outputs n n (1) Yn QCKE[1:0] QAA[15:0], QABA[2:0], QBA12, QBA10, QBA[2:0] ...
Page 52
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT n n+1 Input (1) CK DCKE[1:0] DA[15:0], DBA[2:0] DODT[1:0] DRAS DCAS, DWE DCS0 (2) DCS[n:1] Outputs n n (1) Yn QCKE[1:0] QAA[15:0], QABA[2:0], QBA12, QBA10, QBA[2:0] ...
Page 53
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT n n+1 Input (1) CK DCKE[1:0] DA[15:0], DBA[2:0] DODT[1:0] DRAS DCAS, DWE DCS0 (2) DCS[n:1] Outputs n n (1) Yn QCKE[1:0] QAA[15:0], QABA[2:0], QBA12, QBA10, QBA[2:0] ...
Page 54
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT CONTROL WORDS The SSTE32882KA1 registers have internal control bits for adapting the configuration of certain device features. The control bits are accessed by the simultaneous assertion of both ...
Page 55
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Control Words The device features a set of control words, which allow the optimization of the device properties for different raw card designs. The different control words and ...
Page 56
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Control Word Decoding with QuadCS Mode Disabled Control Word Symbol DCS0 None n/a H None n/a X Control word 0 RC0 L Control word 1 RC1 L Control ...
Page 57
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Control Word Decoding with QuadCS Mode Enabled Control Symbol Word None n/a None n/a None n/a None n/a None n/a None n/a None n/a None n/a Control word ...
Page 58
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT CONTROL WORD FUNCTIONS The following sections describe the contents of each control word. RC0: Global Features Control Word Input DBA1 DBA0 DA4 DA3 ...
Page 59
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT output disable allows the use of the SSTE32882KA1 in reduced parts count applications such as DDR3 Mini-RDIMMs. When output disable is asserted, all outputs on ...
Page 60
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT The IBT control is also located in this control word, with two options of 100Ω or 150Ω which can be selected to adapt to different system scenarios. At ...
Page 61
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Input (1) CK DCS C/A Standard (1) Yn QxCSx, QxCKEx, QxODTx Qn(C/A) C/A (1) Yn pre- launch QxCSx, QxCKEx, QxODTx Qn(C/ and Yn left out for ...
Page 62
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT RC3: CA Signals Driver Characteristics Control Word Input DBA1 DBA0 DA4 DA3 ...
Page 63
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT RC5: CK Driver Characteristics Control Word Input DBA1 DBA0 DA4 DA3 ...
Page 64
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT RC9: Power Saving Settings Control Word Input DBA1 DBA0 DA4 DA3 ...
Page 65
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT or slow a register can run Input DBA1 DBA0 DA4 DA3 ...
Page 66
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Test Circuits and Switching Waveforms Parameter Measurement Information All input pulses are supplied by generators having the following characteristics: 300MHz ≤ PRR ≤ 945 MHz ...
Page 67
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT CK CK DCSn QxCSn Yn Yn Refer to “Calculating the virtual V Enabling and disabling the CA outputs must not violate DRAM setup and hold time requirements. Therefore ...
Page 68
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT V TT actual waveform 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP ...
Page 69
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT OUTPUT OUTPUT AC Level (1.5V) AC Level (1.35V) AC Level for Slew Rate Measurement (DDR3U 1.25V) AC Level (1.25V) 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD ...
Page 70
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Error Output Load Circuit and Voltage Measurement Information All input pulses are supplied by generators having the following characteristics: 300MHz ≤ PRR ≤ 945 MHz ...
Page 71
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT The output driver characteristics are separately controlled for outputs that are often loaded with twice as many DRAMs as the other outputs. Outputs are grouped as follows: • ...
Page 72
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT propagation delay for clock signal (rising CK input clock edge to rising Yn output clock edge). staoff maximum ...
Page 73
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Open Drain Output ERROUT Open Drain Output ERROUT VIA R1 CARD V DDQ 1Ω GND VIA CARD Place the 2200pF capacitor close ...
Page 74
SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Ordering Information XXXX XX SSTE Package Device Type 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE ...
Page 75
SSTE32882KA1 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Discover what IDT know-how can do for you. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San ...