IPPOSPHYP3 Altera, IPPOSPHYP3 Datasheet - Page 55
IPPOSPHYP3
Manufacturer Part Number
IPPOSPHYP3
Description
Manufacturer
Altera
Datasheet
1.IPPOSPHYP3.pdf
(62 pages)
Specifications of IPPOSPHYP3
Lead Free Status / RoHS Status
Not Compliant
- Current page: 55 of 62
- Download datasheet (2Mb)
Chapter 3: Functional Description
Interface Signals
Table 3–13. Atlantic Interface Data Signals (Part 1 of 2)
© November 2009 Altera Corporation
dat[63:0]
dat[31:0]
dat[15:0]
dat[7:0]
par
sop
eop
Signal
Data bus. dat carries the packet octets that are transferred across the interface. Data is transmitted in
big-endian order on dat, that is, most significant bit (MSB) first and all valid bits are contiguous with
the MSB.
Parity signal (optional). par indicates the parity calculated over the dat bus. Odd and even parity are
supported.
Start of packet. sop delineates the packet boundaries on the dat bus. When sop is high, the start of
the packet is present on the dat bus. sop is asserted on the first transfer of every packet.
End of packet. eop delineates the packet boundaries on the dat bus. When eop is high, the end of the
packet is present on the dat bus. mty indicates the number of invalid bytes the last word is composed
of when eop is asserted. eop is asserted on the last transfer of every packet.
■
The data flow on the Atlantic interface can be in either direction.
Figure 3–17. Atlantic Interface Control Options
Note to
(1) Buses are unidirectional only.
A slave sink responds to write commands from the master source and behaves like a
synchronous FIFO buffer.
A master sink generates read commands to a slave source, when it requires data, and
behaves like a synchronous FIFO buffer controller.
Table 3–13
Master sink to slave source
Figure
shows the Atlantic data interface signal definitions.
3–17:
Interface
Atlantic
Source
Master
eop
ena
par
sop
mty
dav
dat
err
Preliminary
Interface
Atlantic
Slave
Sink
Description
Interface
Atlantic
Master
Sink
POS-PHY Level 2 and 3 Compiler User Guide
sop
eop
mty
ena
dav
dat
par
err
val
Interface
Atlantic
Source
Slave
3–27
Related parts for IPPOSPHYP3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: