L80227 LSI, L80227 Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/4/400/lsi_sml.jpg)
L80227
Manufacturer Part Number
L80227
Description
Manufacturer
LSI
Datasheet
1.L80227.pdf
(140 pages)
Specifications of L80227
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
L80227/8
Manufacturer:
LSI
Quantity:
20 000
Part Number:
L80227/B
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
L80227B
Manufacturer:
YAMAHA
Quantity:
480
Part Number:
L80227B
Manufacturer:
LSI
Quantity:
20 000
Part Number:
L80227T
Manufacturer:
LSI
Quantity:
20 000
2.4 Start of Packet
2.4.1 100 Mbits/s
2-30
The default Normal Functions for PLED[5:0]n are Receive Activity,
Transmit Activity, Link 100, Activity, Full Duplex, and Link 10, respectively.
Table 2.8
This section describes start of packet operation for both the 100 Mbits/s
and 10 Mbits/s modes.
A unique Start of Stream Delimiter (SSD) indicates the start of packet for
100 Mbits/s mode. The SSD pattern consists of two /J/K/ 5B symbols
inserted at the beginning of the packet in place of the first two preamble
symbols, as defined in IEEE 802.3 Clause 24 and shown in
and
The 4B5B encoder generates the transmit SSD and inserts the /J/K/
symbols at the beginning of the transmit data packet in place of the first
two 5B symbols of the preamble, as shown in
Functional Description
Symbol
RCV ACT
XMT ACT
LINK
LINK+ACT
ACT
LINK100
COL
FDX
10/100
LINK10
Figure
2.2.
LED Event Definition
Definition
Receive activity occurred; stretch pulse to 100 ms
Transmit activity occurred; stretch pulse to 100 ms
100 or 10 Mbits/s link detected
100 or 10 Mbits/s link detected or activity occurred; stretch
pulse to 100 ms (link detect causes LED to be on, activity
causes LED to blink)
Activity occurred; stretch pulse to 100 ms
100 Mbit/s link detected
Collision occurred; stretch pulse to 100 ms
Full-Duplex mode enabled
10 Mbits/s mode enabled (HIGH), or 100 Mbits/s mode
enabled (LOW)
10 Mbits/s link detected
Copyright © 2000, 2001, 2002 by LSI Logic Corporation. All rights reserved.
Figure
2.2.
Table 2.4