HS1-82C54RH-8 Intersil, HS1-82C54RH-8 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
HS1-82C54RH-8
Manufacturer Part Number
HS1-82C54RH-8
Description
Manufacturer
Intersil
Datasheet
1.HS1-82C54RH-8.pdf
(17 pages)
Specifications of HS1-82C54RH-8
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HS1-82C54RH-8(5962R957130IQJC)
Manufacturer:
MINI
Quantity:
1 400
Burn-In Circuits
NOTES:
Irradiation Circuits
NOTES:
14. VDD = 5.5V 10%, T
15. Group E Testing is performed in Sidebrazed DIP
16. Group E Sample Size is 2 die/wafer
F0
1. VDD = 6.5V 5%
2. T
3. Resistors = 10k
4. IDD < 100 A
5. AC: F0 is compliment of F0
F0 is a 50% duty cycle pulse burst
F0 is left high after pulse burst
A
= 125
o
OPEN
STATIC CONFIGURATION FOR BOTH
C Minimum
FLATPACK AND SBDIP PACKAGE
10
11
12
1
2
3
4
5
6
7
8
9
A
= 25
o
C
5
5.5V
24
23
22
21
20
19
18
17
16
15
14
13
OPEN
OPEN
N/C
VDD
10
11
12
1
2
3
4
5
6
7
8
9
HS-82C54RH
F0
HS-82C54RH
NOTES:
10. Resistors = 10k
11. -0.3V
12. VDD -1.0V
13. AC: F0 is compliment of F0
F10
F11
F3
F4
F5
F6
F7
F8
F9
F1
6. VDD = 6.5V 5% (Burn-In)
7. VDD = 6.0V 5% (Life Test)
8. T
9. IDD < 20mA
F0 = 100kHz 10%, 50% Duty Cycle
F1 = F0/2, F2 = F1/2 . . . F10 = F9/2
24
23
22
21
20
19
18
17
16
15
14
13
A
= 125
LOAD
VIL
DYNAMIC CONFIGURATION FOR BOTH
o
N/C
N/C
C Minimum
FLATPACK AND SBDIP PACKAGE
VIH
0.8V
10
11
12
1
2
3
4
5
6
7
8
9
5.5V
except for loads = 2.7k
VDD +0.5V
24
23
22
21
20
19
18
17
16
15
14
13
LOAD
LOAD
VDD
VDD
F0
F0
F2
LOAD
2.7k
2.7k