ISPLSI 1016E-80LTN44I LATTICE SEMICONDUCTOR, ISPLSI 1016E-80LTN44I Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
ISPLSI 1016E-80LTN44I
Manufacturer Part Number
ISPLSI 1016E-80LTN44I
Description
CPLD ispLSI® 1000E Family 2K Gates 64 Macro Cells 84MHz EECMOS Technology 5V 44-Pin TQFP
Manufacturer
LATTICE SEMICONDUCTOR
Datasheet
1.ISPLSI_1016E-100LJ.pdf
(13 pages)
Specifications of ISPLSI 1016E-80LTN44I
Package
44TQFP
Family Name
ispLSI® 1000E
Device System Gates
2000
Number Of Macro Cells
64
Maximum Propagation Delay Time
18.5 ns
Number Of User I/os
32
Number Of Logic Blocks/elements
16
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
84 MHz
Operating Temperature
-40 to 85 °C
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice hard macros.
PARAMETER
Inputs
GRP
GLB
ORP
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Internal Timing Parameters
iobp
iolat
iosu
ioh
ioco
ior
din
grp1
4ptbpc
4ptbpr
1ptxor
20ptxor
xoradj
gbp
gsu
gh
gco
gro
ptre
ptoe
ptck
orp
orpbp
grp4
grp8
grp16
22 I/O Register Bypass
23 I/O Latch Delay
24 I/O Register Setup Time before Clock
25 I/O Register Hold Time after Clock
26 I/O Register Clock to Out Delay
27 I/O Register Reset to Out Delay
28 Dedicated Input Delay
29 GRP Delay, 1 GLB Load
34 4 Product Term Bypass Path Delay (Combinatorial)
35 4 Product Term Bypass Path Delay (Registered)
36 1 Product Term/XOR Path Delay
37 20 Product Term/XOR Path Delay
38 XOR Adjacent Path Delay
39 GLB Register Bypass Delay
40 GLB Register Setup Time before Clock
41 GLB Register Hold Time after Clock
42 GLB Register Clock to Output Delay
43 GLB Register Reset to Output Delay
44 GLB Product Term Reset to Register Delay
45 GLB Product Term Output Enable to I/O Cell Delay
46 GLB Product Term Clock Delay
47 ORP Delay
48 ORP Bypass Delay
30 GRP Delay, 4 GLB Loads
31 GRP Delay, 8 GLB Loads
32 GRP Delay, 16 GLB Loads
#
2
1
DESCRIPTION
3
6
Specifications ispLSI 1016E
MIN.
-0.3
3.0
0.2
1.5
3.2
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
-125
MAX.
1.0
0.0
0.3
1.8
4.0
4.0
2.2
3.9
3.9
4.4
4.4
4.4
1.0
1.8
4.4
3.5
5.5
1.8
1.9
2.1
2.4
3.5
–
–
–
–
MIN.
-0.4
3.5
0.2
2.5
4.8
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
-100
MAX.
0.4
2.4
5.0
5.0
2.6
1.9
5.7
5.6
6.1
6.1
6.6
1.6
1.9
6.3
5.1
7.1
5.3
1.0
0.0
2.2
2.5
3.1
–
–
–
–
-0.6
MIN. MAX.
-0.6
4.5
4.3
6.8
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Table 2-0036-16/125,100, 80
–
–
–
-80
0.6
3.6
7.5
7.5
3.9
2.9
8.1
7.3
7.1
8.2
8.3
1.9
1.5
0.0
3.3
3.8
4.7
2.9
7.0
7.2
9.7
7.5
–
–
–
–
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns