AD8330ACPZ-RL Analog Devices Inc, AD8330ACPZ-RL Datasheet
AD8330ACPZ-RL
Specifications of AD8330ACPZ-RL
Available stocks
Related parts for AD8330ACPZ-RL
AD8330ACPZ-RL Summary of contents
Page 1
FEATURES Fully differential signal path, also used with single-sided signals Inputs from 0 rms, rail-to-rail outputs Differential kΩ; R (each output) 75 Ω IN OUT Automatic offset compensation (optional) Linear-in-dB and linear-in-magnitude gain ...
Page 2
AD8330 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Absolute Maximum Ratings ............................................................ 5 ESD Caution .................................................................................. 5 Pin Configurations and Function Descriptions ...
Page 3
SPECIFICATIONS 25° OPHI and OPLO differential operation, unless otherwise noted. OFST Table 1. Parameter INPUT INTERFACE Full-Scale Input Input Resistance Input ...
Page 4
AD8330 Parameter CHIP ENABLE Logic Voltage for Full Shutdown Logic Voltage for Hibernate Mode Logic Voltage for Full Operation Current in Full Shutdown Current in Hibernate Mode 3 Minimum Time Delay POWER SUPPLY Supply Voltage Quiescent Current 1 The use ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Supply Voltage Power Dissipation 1 RQ-16 Package CP-16-3 Package Input Voltage at Any Pin Storage Temperature Range θ JA RQ-16 Package CP-16-3 Package θ JC RQ-16 Package Operating Temperature Range Lead Temperature (Soldering 60 ...
Page 6
AD8330 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS PIN 1 VPSI 1 INDICATOR AD8330 INHI 2 TOP VIEW INLO 3 (Not to Scale) MODE 4 NOTES 1. THE EXPOSED PAD IS NOT CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS 25° DBS otherwise noted MODE 0.25 ...
Page 8
AD8330 4.8V MAG 40 1.52V 30 0.48V 20 0.15V 10 0.048V 0 0.015V –10 –20 –30 –40 100k 1M 10M FREQUENCY (Hz) Figure 10. Frequency Response for Various Values 0.75 V DBS 10 ...
Page 9
V = 1.5V DBS OFST: ENABLED DISABLED 0.75V DBS DBS –10 50k 10M FREQUENCY (Hz) Figure 16. CMRR vs. ...
Page 10
AD8330 1.5V DBS 100k 1M FREQUENCY (Hz) Figure 22. Input Referred Noise vs. Frequency 0.75V DBS p-p OUT – 1kΩ L –20 ...
Page 11
V (V) DBS Figure 28. Input V1dB Compression vs 10MHz 10 0 –10 –20 –30 – ...
Page 12
AD8330 1.5 1.0 0.5 0 –0.5 –1.0 –1.5 –50 – TIME (ns) Figure 34. Full-Scale Transient Response MHz p-p OUT 1.5 1.0 0.5 0 –0.5 –1.0 –1.5 –50 –25 0 ...
Page 13
OUTPUT INPUT 50mV Figure 40. Overdrive Response 1 DBS MAG 2V 1V Figure 41. ENBL Interface Response. Top Bottom: V ENBL – 0.75V DBS –20 –30 –40 V PSI –50 –60 ...
Page 14
AD8330 THEORY OF OPERATION CIRCUIT DESCRIPTION Many monolithic variable gain amplifiers use techniques that share common principles that are broadly classified as translinear. This term refers to circuit cells whose functions depend directly on the very predictable properties of bipolar ...
Page 15
Normal Operating Conditions To minimize confusion, normal operating conditions are defined as follows: The input pins are voltage driven (the source impedance is assumed to be zero). The output pins are open circuited (the load impedance is assumed to be ...
Page 16
AD8330 V DBS = The gain can be increased or decreased by changing the voltage applied to the VMAG pin. The internally set default value MAG of 500 mV is derived ...
Page 17
V IN 0.10 0.05 0 –0.05 –0.10 V MAG 1.2 1.0 0.8 0.6 0.4 0 OUT 2.5 2.0 1.5 1.0 0.5 0 –0.5 –1.0 –1.5 –2.0 –400 –300 –200 –100 0 TIME (ns) Figure 50. Using VMAG in ...
Page 18
AD8330 –20 –40 –60 100k 10k 1k 100 10 1 0.001 0.01 0.1 V (V) GAIN Figure 52. Gain Control Function and Input Referred Noise Spectral Density over a 120 dB Range Noise, Input Capacity, ...
Page 19
Input Common-Mode Range and Rejection Ratio Input Pin INHI and Pin INLO should be ac-coupled in most applications to achieve the stated noise performance. In general, when direct coupling is used, care must be taken in setting the dc voltage ...
Page 20
AD8330 The gain calibration is specified for an open-circuited load, such as the high input resistance of an ADC. When resistively loaded, all gain values are nominally lowered as follows UNLOADED ( ) G LOADED + ...
Page 21
Connections to the input and output pins are not shown in Figure 57 because of the many options that are available. When the AD8330 is used to drive an ADC, connect the OPHI and OPLO pins directly to the differential ...
Page 22
AD8330 1.5V OFST: ENABLED DBS 0.75V DBS DBS –10 50k FREQUENCY (Hz) Figure 59. Input CMRR vs. ...
Page 23
Figure 62. Typical Pulse ...
Page 24
AD8330 Repeating the procedure NOISE 7.3 nV/√Hz The noise figure is the decibel representation of the noise factor commonly defined as ...
Page 25
APPLICATIONS INFORMATION The versatility of the AD8330, its very constant ac response over a wide range of gains, the large signal dynamic range, output swing, single supply operation, and low power consumption commend this VGA to a diverse variety of ...
Page 26
AD8330 33nF 10Ω ENBL OFST VPOS VPSI BIAS AND CM MODE AND V-REF OFFSET CONTROL 0.1µF INHI INPUT, OUTPUT VGA CORE 5mV TO 1V rms STAGES INLO OUTPUT MODE GAIN INTERFACE CONTROL VDBS CMGN COMM R1 0.1µF 10kΩ Figure 64. ...
Page 27
ENBL OFST VPOS CNTR AD8330 INPUT ...
Page 28
AD8330 EVALUATION BOARD GENERAL DESCRIPTION The AD8330-EVALZ is an easy-to-use accessory that enables a hands-on evaluation of the AD8330 variable gain amplifier (VGA). It includes test pins for connections to all of the functional device inputs. Figure ...
Page 29
OPTIONS Table 6 lists the jumpers on the board and their functions. Table 6. Functions of Jumpers Name Function FLTR Connects a high-pass filter to the offset control loop pin. This jumper is normally not installed. OFST Disables the offset ...
Page 30
AD8330 Figure 72. Component-Side Silkscreen Figure 73. Component-Side Wiring Figure 74. Ground Plane Figure 75. Wiring-Side Silkscreen Figure 76. Wiring-Side Pattern Figure 77. Inner Layer 2 Rev Page ...
Page 31
OUTLINE DIMENSIONS PIN 1 INDICATOR 12° MAX 0.90 0.85 0.80 SEATING PLANE 0.010 0.004 COPLANARITY 0.60 MAX 3.00 BSC SQ BOTTOM VIEW 0. 2.75 TOP BSC SQ EXPOSED VIEW 9 0.50 8 BSC 1.50 REF 0.80 MAX 0.65 ...
Page 32
... AD8330 ORDERING GUIDE 1 Model Temperature Range AD8330ACPZ-R2 −40°C to +85°C AD8330ACPZ-RL −40°C to +85°C AD8330ACPZ-R7 −40°C to +85°C AD8330ARQ −40°C to +85°C AD8330ARQ-REEL −40°C to +85°C AD8330ARQ-REEL7 −40°C to +85°C AD8330ARQZ −40°C to +85°C AD8330ARQZ-RL − ...