IPR-PCI/T64 Altera, IPR-PCI/T64 Datasheet - Page 67
IPR-PCI/T64
Manufacturer Part Number
IPR-PCI/T64
Description
IP CORE Renewal Of IP-PCI/T64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/T64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 67 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
HARDWIRE_BARn
HARDWIRE_EXP_ROM
Table 2–1. PCI MegaCore Function Parameters (Part 3 of 5)
Name
Hexadecimal
Hexadecimal
Format
PCI Compiler Version 10.1
H"FF000000"
H"FF000000"
Default Value
Hardwire base address register. n
corresponds to the base address register
number and can be from 0 to 5.
HARDWIRE_BARn is a 32-bit hexadecimal
value that permanently sets the value stored
in the corresponding BAR. This parameter
is ignored if the corresponding
HARDWIRE_BARn_ENA bit is not set to 1.
When the corresponding
HARDWIRE_BARn_ENA bits are set to 1, the
function returns the value in
HARDWIRE_BARn during a configuration
read. To detect a base address register hit,
the function compares the incoming
address to the upper bits of the
HARDWIRE_BARn parameter. The
corresponding BARn parameter is still used
to define the programmable setting of the
individual BAR such as address space type
and number of decoded bits.
Hardwire expansion ROM BAR.
HARDWIRE_EXP_ROM is the default
expansion ROM base address. This
parameter is ignored when
HARDWIRE_EXP_ROM_ENA is set to 0.
When HARDWIRE_EXP_ROM_ENA is set to
1, the function returns the value in
HARDWIRE_EXP_ROM during a
configuration read. To detect base address
hits for the expansion ROM, the functions
compare the input address to the upper bits
of HARDWIRE_EXP_ROM.
HARDWIRE_EXP_ROM_ENA must be set to
enable expansion ROM support, and the
HARDWIRE_EXP_ROM parameter setting
defines the number of decoded bits.
Description
Parameter Settings
2–9
Related parts for IPR-PCI/T64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: