IPR-PCI/T64 Altera, IPR-PCI/T64 Datasheet - Page 135
IPR-PCI/T64
Manufacturer Part Number
IPR-PCI/T64
Description
IP CORE Renewal Of IP-PCI/T64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/T64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 135 of 358
- Download datasheet (3Mb)
Figure 3–13. I/O Read Transaction
Altera Corporation
January 2011
l_adro[31..0]
l_cmdo[3..0]
l_beno[3..0]
l_adi[31..0]
lt_tsr[11..0]
cben[3..0]
lt_framen
ad[31..0]
devseln
lt_dxfrn
framen
lt_ackn
lt_rdyn
stopn
trdyn
irdyn
par
clk
1
2
I/O Read Transactions
I/O read transactions by definition are 32 bits wide.
sample I/O read transaction. The sequence of events is the same as 32-bit
single-cycle memory read transactions. The main distinction between the
two transactions is the command on the lt_cmdo[3..0] bus. In
Figure
that detected the address hit is BAR1. Additionally, during an I/O
transaction l_ldat_ackn and l_hdat_ackn are not relevant.
1
000
Adr
2
3
3–13, lt_tsr[11..0] indicates that the base address register
The PCI MegaCore functions do not ensure that the combination
of the ad[1..0] and cben[3..0] signals is valid during the
address phase of an I/O transaction. Local side logic should
implement this functionality if performing I/O transactions.
Refer to the PCI Local Bus Specification, Revision 3.0 for more
information on handling invalid combinations of these signals.
Adr-PAR
PCI Compiler Version 10.1
4
Z
Z
5
BE0_L
6
102
D0_L
Adr
2
BE0_L
7
D0_L
8
D0-L-PAR
Functional Description
502
Figure 3–13
9
000
10
shows a
3–61
Related parts for IPR-PCI/T64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: