Wi.232FHSS-25-R Radiotronix, Wi.232FHSS-25-R Datasheet

RF Modules & Development Tools 900MHz FHSS Low Power Transceiver

Wi.232FHSS-25-R

Manufacturer Part Number
Wi.232FHSS-25-R
Description
RF Modules & Development Tools 900MHz FHSS Low Power Transceiver
Manufacturer
Radiotronix
Datasheet

Specifications of Wi.232FHSS-25-R

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
WI232FHSS-25-R
Revision
1.1.0
WI.232FHSS-25-R and
WI.232FHSS-250-R
DATASHEET

Related parts for Wi.232FHSS-25-R

Wi.232FHSS-25-R Summary of contents

Page 1

... WI.232FHSS-25-R and WI.232FHSS-250-R DATASHEET Revision 1.1.0 ...

Page 2

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET © Radiotronix 905 Messenger Lane Moore, Oklahoma 73160 Phone 405.794.7730 • Fax 405.794.7477 www.radiotronix.com 1 Revision 1.1.0 ...

Page 3

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Document Control CREATED BY ENGINEERING REVIEW APPROVED- ENG. Revision History REVISION 0.9.0 0.9.1 0.9.5 1.0.0 1.1.0 SIGNED DATE CR 9/29/05 SIGNED DATE DESCRIPTION CR 9/9/2005 Document Created from Rev G Specification Updated register documentation, added addressing description, exception description, updated all TRM 1/31/2006 mechanical drawings and block diagrams ...

Page 4

... WI.232FHSS-250-R Pin Definitions ................................................................................................ 20 3.1.4. Wi.232FHSS-250-R Pin Descriptions ............................................................................................. 21 3. ECHANICAL PECIFICATIONS 3.2.1. WI.232FHSS-25-R Mechanical Drawings ....................................................................................... 22 3.2.2. WI.232FHSS-250-R Mechanical Drawings ..................................................................................... 23 3. ................................................................................................................................. 25 XAMPLE IRCUITS 3.3.1. WI.232FHSS-25-R Evaluation Module Circuit ................................................................................ 25 3.3.2. WI.232FHSS-250-R Evaluation Module Circuit .............................................................................. 26 3. ...................................................................................................................................... 27 OWER UPPLY 3.5. UART I ................................................................................................................................... 27 NTERFACE 3. DDITIONAL ODULE 3.6.1. ...

Page 5

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4. MODULE CONFIGURATION ..................................................................................................................... 34 4. EGISTER ESCRIPTIONS 4.1.1. CRC Error Count (regCRCERRCOUNT) ........................................................................................ 34 4.1.2. Channel Hop Table (regHOPTABLE) ............................................................................................. 34 4.1.3. Power Mode (regPWRMODE) ........................................................................................................ 35 4.1.4. UART Data Rate (regUARTDATARATE) ....................................................................................... 35 4.1.5. Network Mode (regNETWORKMODE) ........................................................................................... 36 4.1.6. Transmit Wait Timeout (regTXTO) .................................................................................................. 37 4.1.7. Maximum Transmit Retries (regMAXTXRETRY) ............................................................................ 37 4 ...

Page 6

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 5. EADING FROM EGISTERS 6. ELECTRICAL SPECIFICATIONS .............................................................................................................. 59 6. BSOLUTE AXIMUM 6. ETAILED LECTRICAL 6.2.1. AC Specifications- Rx for WI.232FHSS-25-R ................................................................................. 60 6.2.2. AC Specifications- Tx for WI.232FHSS-25-R ................................................................................. 60 6.2.3. DC Specifications for WI.232FHSS-25-R ....................................................................................... 61 6. BSOLUTE AXIMUM 6. ETAILED LECTRICAL 6.4.1. AC Specifications- Rx for WI.232FHSS-250-R ............................................................................... 62 6.4.2. AC Specifications- Tx for WI.232FHSS-250-R ............................................................................... 62 6.4.3. DC Specifications for WI.232FHSS-250-R ..................................................................................... 63 6 ...

Page 7

... Table 28, Write Register Command, value to be written is greater than or equal to 128 (0x80) ........................ 58 Table 29, Read Register Command .................................................................................................................... 58 Table 30, Read Register Module Response for a Valid Register ....................................................................... 58 Table 31, Absolute Maximum Ratings for WI.232FHSS-25-R ............................................................................ 59 Table 32, AC Specifications- Rx for WI.232FHSS-25-R ..................................................................................... 60 Table 33, AC Specifications- Tx for WI.232FHSS-25-R ...................................................................................... 60 Table 34, DC Specifications for WI.232FHSS-25-R ............................................................................................ 61 6 Revision 1.1.0 ...

Page 8

... Figure 10: WI.232FHSS-25-R Evaluation Module Circuit ................................................................................... 25 Figure 11: WI.232FHSS-250-R Evaluation Module Circuit ................................................................................. 26 Figure 12: Wi.232FHSS Power-on and V Figure 13: Typical Analog RSSI response (Wi.232FHSS-250-R) ....................................................................... 31 Figure 14: Typical Analog RSSI response (Wi.232FHSS-25-R) ......................................................................... 32 Figure 15: Command and CMD Pin Timing ........................................................................................................ 56 Figure 16: Command Conversion Code .............................................................................................................. 57 Monitor Reset Time and Pin State ................................................. 30 ...

Page 9

... Flexible User Addressing Mode • Link Layer Supports Assured Delivery • Small Size (0.80” x 0.935” x 0.12”) for the WI.232FHSS-25-R • Small Size (1.20” x 1.20” x 0.20”) for the WI.232FHSS-250-R • Low Power Standby, Sleep, and Deep Sleep Modes • ...

Page 10

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET • CSMA Medium Access Control • 122.4 dB Link Budget for the WI.232FHSS-25-R • 132.9 dB Link Budget for the WI.232FHSS-250-R • Command mode for the Volatile and Non-Volatile Configuration • 32-bit Unique GUID/MAC Address • 5 Volt Tolerant I/O • ...

Page 11

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 2. Theory of Operation 2.1. General The Wi.232FHSS module is one of a family of WiSE™ (Wireless Serial Engine) modules. A WiSE™ module combines a state-of-the-art FSK data transceiver and a high-performance protocol controller to create a complete embedded wireless communications link in a small IC-style package. ...

Page 12

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Figure 3: Wi.232 Networking Concept The module is designed to interface directly to a host UART. Three signals are used to transfer data between the module and the host UART: TXD, RXD, and CTS. TXD is the data output from the module. RXD is the data input to the module. CTS is an output that indicates the status of the module’s data interface ...

Page 13

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Initially, the transmission of the packet begins on a random hop index within the current hop sequence, and follows the hop sequence thereafter until synchronization is lost. Synchronization is lost whenever there is no more data to transfer and the module has detected two consecutive hop indices without data present. ...

Page 14

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET to the UART for transmission to the host microprocessor. If not, it will resume scanning for another master. If the packet received is a synchronizing packet, synchronization will be dropped if the packet address validation fails. Once the UART has buffered enough data to send (either expired), it will schedule a transmission with the RF layer. The RF layer will make a best-effort attempt to keep the data in at least regUARTMTU-sized packets, but will split data to better fill the communications channel if the hop time allows ...

Page 15

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 2.3.1. Standby Standby is selected by writing a 0x02 to regOPMODE. In this mode, the internal oscillator of the module’s protocol controller is lowered to its slowest setting. The transmitter and receiver hardware is in power-down, but the radio IC’s oscillator is enabled and running. The Wi.232FHSS-250-R™ module equipped with version 1 ...

Page 16

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 2.4.1. GUID/MAC Mode GUID/MAC mode supports point-to-point and broadcast communications. In this mode, endpoint addressing is accomplished through the GUID (regMYGUID[3-0]) is fixed and programmed at the factory. MAC addressing mode is selected by writing either 0x04 (MAC) or 0x14 (MAC w/ acknowledgement) to the destination GUID of 0xFFFFFFFF causes the module to send broadcast messages; all modules within range will receive and process these messages. A module will only process a MAC message if the message’ ...

Page 17

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 0x06 0x1000 Table 3, User Addressing Examples 2.4.3. Extended User Addressing Mode When Extended User Network mode is selected, transmitted packets locate endpoints using the customer ID and destination User ID (specified in packet sent with Extended User Network mode enabled carries 20 bytes of overhead. On the receiving side, each module has a User ID mask (regUSERIDMASK[3-0]) that it applies to both its own User ID (regUSERSRCID[3-0]) and the incoming destination User ID ...

Page 18

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET network, impeding valid communications. Assured delivery is enabled by setting bit 4 of regNETWORKMODE. Should the address information match exactly, the receiving module will immediately send an RF ACK packet. This packet lets the sending module know that the message has been received ACK packet is made bytes of overhead, and is sent immediately following reception ...

Page 19

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Exception Mask Exception Name 0x08 Allows only EX_BUFOVFL and EX_RFOVFL to trigger the EX pin 0x10 Allows only EX_WRITEREGFAILED to trigger the EX pin 0x20 Allows only EX_NORFACK to trigger the EX pin 0x40 Allows only EX_BADCRC, EX_BADHEADER, EX_BADSEQID, and EX_BADFRAMETYPE exceptions to trigger the EX pin ...

Page 20

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3. Application Information 3.1. Pin-out Diagram 3.1.1. WI.232FHSS-25-R Pin Definitions Figure 4: WI.232FHSS-25-R Pin Definitions 19 Chapter 3 Revision 1.1.0 ...

Page 21

... Ground 13 Antenna port – 50 ohm 14 Ground 15 Ground 16 Ground 17 Ground 18 Ground 19 VCC – 2.7 to 3.6 VDC Table 7, WI.232FHSS-25-R Pin Descriptions Legend Signals that are used in this implementation Signals used for in-system programming 3.1.3. WI.232FHSS-250-R Pin Definitions Figure 5: WI.232FHSS-250-R Pin Definitions 20 Revision 1.1.0 ...

Page 22

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.1.4. Wi.232FHSS-250-R Pin Descriptions No. Description 1 No connect – reserved 2 UART Transmit output 3 Processing Packet signal 4 No connect – reserved 5 No connect – reserved 6 ISP pin / Wake from deep sleep/Module Reset 7 Reserved – ISP pin 8 No connect – reserved 9 Command Response indication – ...

Page 23

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.2. Mechanical Specifications 3.2.1. WI.232FHSS-25-R Mechanical Drawings Figure 6: Wi.232FHSS-25-R Mechanical Drawings Figure 7: WI.232FHSS-25-R, Suggested Footprint 22 Revision 1.1.0 ...

Page 24

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.2.2. WI.232FHSS-250-R Mechanical Drawings Figure 8: WI.232FHSS-250-R Mechanical Drawing 23 Revision 1.1.0 ...

Page 25

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Figure 9: WI.232FHSS-250-R, Suggested Footprint 24 Revision 1.1.0 ...

Page 26

... GND RST / C2CK 10 C2D 9 NC RSSI 19 8 VCC NC CMD_RSP 7 CTS CTS0 6 TxD TXD0 5 RxD RXD0 4 CMD RTS0 GND GND GND Figure 10: WI.232FHSS-25-R Evaluation Module Circuit 3 VCC R2 1k JP1 JP2 PD1 10 10 VCC JP3 PD2 9 1 PD3 8 2 PD4 RSSI 5 CMD_RSP 4 GND BE ...

Page 27

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.3.2. WI.232FHSS-250-R Evaluation Module Circuit PROC_PKT NC 2 TXD0 TXD 3 EXT1 4 EXT2 C2CK 7 C2D 8 PD5 NC 9 CMD_RSP CMD_RSP Wi.232FHSS-250 Figure 11: WI.232FHSS-250-R Evaluation Module Circuit 2 3 VCC 1A Ferrite Steward MI0603J600R- VCC PROC_PKT JP3 PD2 1 PD3 2 PD4 RSSI CMD_RSP GND Header 10 ...

Page 28

... It is important for the power supply to be free of digital noise generated by other parts of the application circuit, such as the RS-232 converter. Figure 11 shows the schematic for our evaluation module circuit for the Wi.232FHSS-25-R and Wi.232FHSS-250-R modules. The EVM includes an on-board power supply and antenna connector. ...

Page 29

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.6. Additional Module Pins Additional module pins indicate the operational status of different functional blocks, or provide additional control. There is no requirement that these pins be connected for normal operation, however they can provide additional insight into the module. They may prove useful in the optimization of the end- application ...

Page 30

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 3.6.5. Reset (C2CK/RST) The C2CK/RST pin is normally high open-drain input/output pin with an integrated weak pull-up. Because it periodically operates as an output, care must be taken when interfacing to this pin. When operating as an input, it has different functions depending on the state the module is in. ...

Page 31

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Diagram courtesy of Silicon Laboratories Inc. Figure 12: Wi.232FHSS Power-on and V Parameter C2CK/RST Output Low Voltage C2CK/RST Input Pull-up Current V Monitor Threshold (V DD Minimum C2CK/RST Low Time to Generate a Hardware Reset Power-on Reset Delay (T Allowed/Valid VDD Ramp Time Table 10, Wi.232FHSS Reset Circuit Specifications 3 ...

Page 32

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Wi.232FHSS-250-R and Wi.232FHSS-25-R. Figure 13 and Figure 14 below indicate typical traces of RSSI voltage versus signal strength. 3.6.7. No Connects (NC) These pins are currently unused and should be left unconnected or floating. 2500 2000 1500 1000 500 0 -102 -98 -94 -90 -86 -82 Figure 13: Typical Analog RSSI response (Wi.232FHSS-250-R) ...

Page 33

... Figure 14: Typical Analog RSSI response (Wi.232FHSS-25-R) 3.7. Antenna The module is designed to work with any 50-ohm antenna, including PCB trace antennas. We are often asked to recommend the best antenna to use with our modules rule, either a ¼ wave whip or ½ wave dipole antenna paired with a good, solid ground plane are good choices (Radiotronix part numbers ANT 915-03A/ANT-915-02A for ¼ ...

Page 34

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET To calculate the link budget for a wireless link, simply add the transmit power, the antenna gains, and the receiver sensitivity − LB Ptx Gtxa SENSrx For example, the link budget for a pair of Wi.232FHSS modules at the minimum data rate and using 2.2dBi ½ ...

Page 35

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4. Module Configuration The Wi.232FHSS modules will work right “out of the box” without any configuration. However, a great many configuration registers are exposed to allow for the custom-tailoring of the wireless link. These registers are classified as four different types: non-volatile R/W, non-volatile R/O, volatile R/W, and volatile R/O. During the power-on/reset sequence, the non-volatile read/write registers are copied into the volatile read/write registers ...

Page 36

... Mid - High (+18 dBm High (+23.5 dBm) Table 11, Power Mode Register Settings Wi.232FHSS-25-R modules transmitting at high power in close proximity of one another may cause an increase in data loss. The Wi.232FHSS-250-R incorporates on-board AGC circuitry to mitigate this effect. 4.1.4. UART Data Rate (regUARTDATARATE) regNVUARTDATARATE (0x03) R/W ...

Page 37

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Troubleshooting Hint: Baud Rate Problems. If you lose track of the baud rate setting of the module, it will be impossible to program the module. You can either try every possible baud rate to discover the setting, or force a power-on reset with CMD held low to set the baud rate to its default: 2.4kbit/second. ...

Page 38

... If the timeout value is set to 0x00, the transmit wait timeout will be disabled, and a minimum of transmission. This register works in conjunction with the packet. A pseudo-code logical arrangement is: if (UART_incoming_buffer_size >= regUARTMTU) or (UART_last_char_received_timer > regTXTO) then SendPacket() Wi.232FHSS-25-R / Wi.232FHSS-250-R Baud Rate Minimum TXTO 2400 6ms 9600 3ms ...

Page 39

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Wi.232FHSS-25-R / Wi.232FHSS-250-R Baud Rate EX_NORFACK Timeout 2400 170ms 9600 75ms 19200 45ms 38400 30ms 57600 30ms 115200 30ms Table 15, Per-Baud rate ACK timeout values. 4.1.8. CRC Checking (regUSECRC) regNVUSECRC (0x08) R/W R Default CRC Checking: Enabled (0x01) Set to 0x01 to enable receiver CRC-16 validation, or 0x00 to disable. If this register is enabled (0x01), an invalid packet will not be sent to the UART interface for transmission ...

Page 40

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.10. Verbose Mode (regSHOWVER) regNVSHOWVER (0x0A) R/W R Default Verbose Mode: Enabled (0x01) Setting this register to 0x00 will suppress the start-up message, including firmware version, which is sent to the UART when the module is reset. A value of 0x01 will cause the message to be displayed after reset. ...

Page 41

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.12. Operating Mode (regOPMODE) regNVOPMODE (0x0D) R/W R Default Operating mode: Awake (0x00) Changing this register will place the register in the operating modes indicated in the table below. If the module remains properly powered, and is awakened from Sleep, Standby, or Deep Sleep properly, the volatile registers retain their values when awakened ...

Page 42

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.13. UART Acknowledge on Wake (regACKONWAKE) regNVACKONWAKE (0x0E) R/W R Default UART Acknowledge on Wake: Enabled (0x01) When UART Acknowledge on Wake is enabled, the module will send an ACK (0x06) character out of the UART TxD pin after the module wakes. This indicates that the module is ready to accept data and command traffic ...

Page 43

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Default User Destination ID[1]: 0xFF When user-extended addressing is selected, this is byte 1 of the 32-bit user-extended destination address; when user addressing is selected the most significant byte of the user destination address. When extended-user addressing is selected, this register is used in conjunction with User Destination ID[3-2] and User Destination ID[0] registers to direct a transmitted packet to the proper endpoint(s) ...

Page 44

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.19. User Source ID[2] (regUSERSRCID[2]) regNVUSERSRCID[2] (0x14) R/W R Default User Source ID[2]: 0xFF When user-extended addressing is selected, this register holds byte 2 of the 32-bit user-extended source address. When Extended User addressing is invoked, this register is used in conjunction with User Source Address [3] and User Source Address [1-0] registers to make up the module’ ...

Page 45

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.22. User ID Mask[3] (regUSERIDMASK[3]) regNVUSERIDMASK[3] (0x17) R/W R Default User ID Mask[3]: 0xFF This register holds the most significant byte of the 32-bit extended-user address mask. When Extended User addressing is invoked, this register is used in conjunction with User ID Mask[2-0] registers to make up the module’s 32-bit extended-user address mask. For more information on the operation of addressing modes, please refer to the 4 ...

Page 46

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.25. User ID Mask[0] (regUSERIDMASK[0]) regNVUSERIDMASK[0] (0x1A) R/W R Default User ID Mask[0]: 0xFF When extended-user addressing is invoked, this register holds the least significant byte of the 32-bit user- extended address mask and is used in conjunction with User ID Mask[3-1] to form the complete address mask ...

Page 47

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.28. Destination GUID[1] (regDESTGUID[1]) regNVDESTGUID[1] (0x1F) R/W R Default Destination GUID[1]: 0xFF When MAC addressing is invoked, this register holds byte 1 of the 32-bit destination GUID. This register is used in conjunction with Destination GUID[3-2] and Destination GUID[1] registers to make up the module’s 32-bit destination GUID ...

Page 48

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.31. CMD Halts Traffic (regCMDHALT) regNVCMDHALT (0x23) R/W R Default CMD Halt Setting: Disabled (0x00) When configuring the module’s register settings possible that incoming RF transmissions can intermix with the command interpreter’s response, making it difficult to determine if your commands were successfully processed ...

Page 49

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.33. Compatibility Mode (regCOMPATMODE) regNVCOMPATMODE (0x25) R/W R Default Compatibility Mode: Disabled (0x00) The Wi.232FHSS-250-R operates at a much narrower receive bandwidth (200kHz) than the Wi.232FHSS- 25 (600kHz). When the Wi.232FHSS-25 transmits, it deviates well outside the receiver bandwidth of the Wi.232FHSS-250-R. To address this problem, v1.0.5 and later Wi.232FHSS-25 firmware and all Wi ...

Page 50

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET Auto Address Mode 0x00 Auto Address Mode disabled 0x04 MAC Auto Address Mode 0x06 User Auto Address Mode 0x07 Extended User Auto Address Mode 0x0F Any Auto Address Mode 0x01-0x03, 0x05, 0x08- Undefined 0x0E Tables 19, AutoAddress Register Settings 4 ...

Page 51

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.37. My GUID[1] (regMYGUID[1]) regMYGUID[1] (0x36 Default My GUID[1]: 0xFF This is byte 2 of the 32-bit factory-programmed, read-only MAC/GUID address. The complete MyGUID address is unique amongst Wi.232 modules. The MyGUID[3-0] unique address is used by all packet types as a unique origination address. This register is used in conjunction with My GUID[3-2] and My GUID[0] registers to make up the module’ ...

Page 52

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.1.40. Exception (regEXCEPTION The module has a built-in exception engine that can notify the host processor of an unexpected event. When an exception occurs, the exception code is stored in this register. Reading from this register clears the exception and, if applicable, returns the EX pin to low exception occurs before the previous exception code is read, the previous value is overwritten ...

Page 53

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET in dBm accurate to +/-3dB and has +/-2dB linearity. The values returned take into account the LNA gain. 52 Revision 1.1.0 ...

Page 54

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.2. Register Summary 4.2.1. Volatile Read/ Write Registers Name regCRCERRCOUNT regHOPTABLE regPWRMODE regUARTDATARATE regNETWORKMODE regTXTO regMAXTXRETRY regUSECRC regUARTMTU regSHOWVERSION regCSMAMODE regOPMODE regACKONWAKE regUSERDESTID[3] regUSERDESTID[2] regUSERDESTID[1] regUSERDESTID[0] regUSERSRCID[3] regUSERSRCID[2] regUSERSRCID[1] regUSERSRCID[0] regUSERIDMASK[3] regUSERIDMASK[2] regUSERIDMASK[1] regUSERIDMASK[0] regDESTGUID[3] regDESTGUID[2] regDESTGUID[1] regDESTGUID[0] ...

Page 55

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.2.2. Volatile Read-Only Registers Name regEXCEPTION regLGPRSSI** regIMMEDRSSI** ** supported in 250(-R) module f/w v1.0.5 and newer Table 24, Volatile Read-Only Register Summary 4.2.3. Non-Volatile Read-Only Registers Name regMYGUID[3] regMYGUID[2] regMYGUID[1] regMYGUID[0] regCUSTID[1] regCUSTID[0] regRELEASENUM Table 25, Non-Volatile Read-Only Register Summary Volatile Read-Only Registers ...

Page 56

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 4.2.4. Non-Volatile Read/ Write Registers Name regNVHOPTABLE regNVPWRMODE regNVUARTDATARATE regNVNETWORKMODE regNVTXTO regNVMAXTXRETRY regNVUSECRC regNVUARTMTU regNVSHOWVERSION regNVCSMAMODE regNVOPMODE regNVACKONWAKE regNVUSERDESTID[3] regNVUSERDESTID[2] regNVUSERDESTID[1] regNVUSERDESTID[0] regNVUSERSRCID[3] regNVUSERSRCID[2] regNVUSERSRCID[1] regNVUSERSRCID[0] regNVUSERIDMASK[3] regNVUSERIDMASK[2] regNVUSERIDMASK[1] regNVUSERIDMASK[0] regNVDESTGUID[3] regNVDESTGUID[2] regNVDESTGUID[1] regNVDESTGUID[0] regNVEXCEPTIONMASK regCMDHALT* regLNAMODE* regCOMPATMODE** regAUTADDMODE** * supported in 25(-R) module f/w v1 ...

Page 57

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 5. Using Configuration Registers 5.1. CMD Pin The CMD pin is used to inform the module where incoming UART information should be routed. When the CMD pin is high or left floating, all incoming UART information is treated as payload data and transferred over the wireless interface. If the CMD pin is low, the incoming UART data is routed to the command parser for processing. Since the module’ ...

Page 58

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET default configuration when power is applied to the module. During normal operation, the volatile registers are used to control the module. Placing the module in the command mode allows these registers to be programmed. Byte values in excess of 127 (0x80 or greater) must be changed into a two-byte escape sequence of the format: 0xFE, [value - 128] ...

Page 59

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET WARNING: Be sure that the module is properly powered and remains powered for the duration of the register write. Loss of important configuration information could occur if the unit loses power during a non- volatile write cycle. Byte 0 Header 0xFF Table 27, Write Register Command, value to be written is less than 128 (0x80) ...

Page 60

... This device is ESD sensitive. Proper precautions should be taken for handling and assembly. Parameter Vdd- Power Supply Voltage on any digital I/O pin Input RF Level Storage Temperature Table 31, Absolute Maximum Ratings for WI.232FHSS-25-R Min Max Units 0 3.9 VDC ...

Page 61

... Channel Spacing Receiver Sensitivity Receiver Sensitivity Receiver Sensitivity Input IP3 Input Impedance LO Leakage Adjacent Channel Rejection IF Bandwidth Table 32, AC Specifications- Rx for WI.232FHSS-25-R 6.2.2. AC Specifications- Tx for WI.232FHSS-25-R Parameter Transmit Frequency- US Center Frequency Error Frequency Deviation Max. Output Power Output Impedance Carrier Phase Noise Harmonic Output Table 33, AC Specifications- Tx for WI ...

Page 62

... Vil- Logic Low Level Input Voh- Logic High Level Output Vol- Logic Low Level Output Table 34, DC Specifications for WI.232FHSS-25-R 6.3. Absolute Maximum Ratings for WI.232FHSS-250-R Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied ...

Page 63

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 6.4. Detailed Electrical Specifications for WI.232FHSS-250-R 6.4.1. AC Specifications- Rx for WI.232FHSS-250-R Parameter Receive Frequency- US Hop Sequences Channel Spacing Receiver Sensitivity Receiver Sensitivity Receiver Sensitivity Input IP3 Input Impedance Adjacent Channel Rejection IF Bandwidth Table 36, AC Specifications- Rx for WI.232FHSS-250-R 6.4.2. AC Specifications- Tx for WI.232FHSS-250-R ...

Page 64

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 6.4.3. DC Specifications for WI.232FHSS-250-R Parameter Operating Temperature Supply Voltage Allowed Vdd Ramp Time Receive Current Consumption Transmit Current Consumption (+8 dBm) (+13 dBm) (+18 dBm) (+23.5 dBm) Standby Current Consumption Sleep Current Consumption Deep Sleep Current Consumption Vih- Logic High Level Input ...

Page 65

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 7. Custom Applications For cost-sensitive applications, such as wireless sensing and AMR, Radiotronix can embed the application software directly into the microcontroller built into the module. For more information on this service, please contact Radiotronix. 64 Chapter 7 Revision 1.1.0 ...

Page 66

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 8. Ordering Information Product Part Number WI.232FHSS-25-R Wi.232FHSS-250-R Wi.232FHSS-25-FCC-R Wi.232FHSS-250-FCC-R RK-Wi.232FHSS-25-FCC-R RK-Wi.232FHSS-250-FCC-R Table 40, Ordering Information Description Embedded Wireless Module (900 MHz) Embedded Wireless Module, 250 mW (900 MHz) Pinned, Pre-Certified Module (900MHz) Pinned, Pre-Certified Module, 250 mW (900MHz) Development Kit for 25 mW FHSS modules, contains two Wi ...

Page 67

... WI.232FHSS-25-R/ WI.232FHSS-250-R DATASHEET 9. Contact Information Corporate Headquarters: 905 Messenger Lane Moore, Oklahoma 73160 405-794-7730 website: www.radiotronix.com support: support@radiotronix.com 9.1. Technical Support Radiotronix has built a solid technical support infrastructure so that you can get answers to your questions when you need them. Our primary technical support tools are the support forum and knowledge base found on our website ...

Related keywords