ATMEGA1284PR231-AU Atmel, ATMEGA1284PR231-AU Datasheet - Page 319
ATMEGA1284PR231-AU
Manufacturer Part Number
ATMEGA1284PR231-AU
Description
BUNDLE ATMEGA1284P/RF231 TQFP
Manufacturer
Atmel
Datasheet
1.ATMEGA1284PR231-AU.pdf
(380 pages)
Specifications of ATMEGA1284PR231-AU
Frequency
2.4GHz
Modulation Or Protocol
802.15.4 Zigbee, 6LoWPAN, RF4CE, SP100, WirelessHART™, ISM
Data Interface
PCB, Surface Mount
Memory Size
128kB Flash, 4kB EEPROM, 16kB RAM
Antenna Connector
PCB, Surface Mount
Package / Case
44-TQFP, 44-VQFP
Processor Series
ATMEGA128x
Core
AVR8
Data Bus Width
8 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
16 KB
Development Tools By Supplier
ATAVRRZ541, ATAVRRAVEN, ATAVRRZUSBSTICK, ATAVRISP2, ATAVRRZ201
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-
Power - Output
-
Operating Temperature
-
Applications
-
Sensitivity
-
Data Rate - Maximum
-
Current - Transmitting
-
Current - Receiving
-
Lead Free Status / Rohs Status
Details
- Current page: 319 of 380
- Download datasheet (7Mb)
25.10.12 Programming Algorithm
25.10.13 Entering Programming Mode
25.10.14 Leaving Programming Mode
8059D–AVR–11/09
ture-DR encountered after entering the PROG_PAGEREAD command. The Program Counter is
post-incremented after reading each high byte, including the first read byte. This ensures that
the first data is captured from the first address set up by PROG_COMMANDS, and reading the
last location in the page makes the program counter increment into the next page.
Figure 25-17. Flash Data Byte Register
The state machine controlling the Flash Data Byte Register is clocked by TCK. During normal
operation in which eight bits are shifted for each Flash byte, the clock cycles needed to navigate
through the TAP controller automatically feeds the state machine for the Flash Data Byte Regis-
ter with sufficient number of clock pulses to complete its operation transparently for the user.
However, if too few bits are shifted between each Update-DR state during page load, the TAP
controller should stay in the Run-Test/Idle state for some TCK cycles to ensure that there are at
least 11 TCK cycles between each Update-DR state.
All references below of type “1a”, “1b”, and so on, refer to
1. Enter JTAG instruction AVR_RESET and shift 1 in the Reset Register.
2. Enter instruction PROG_ENABLE and shift 0b1010_0011_0111_0000 in the Program-
1. Enter JTAG instruction PROG_COMMANDS.
2. Disable all programming instructions by using no operation instruction 11a.
3. Enter instruction PROG_ENABLE and shift 0b0000_0000_0000_0000 in the program-
4. Enter JTAG instruction AVR_RESET and shift 0 in the Reset Register.
ming Enable Register.
ming Enable Register.
TDO
TDI
D
A
A
T
Machine
State
STROBES
ADDRESS
Table 25-18 on page
EEPROM
Lock Bits
Fuses
Flash
ATmega1284P
315.
319
Related parts for ATMEGA1284PR231-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Development Boards & Kits - AVR MEGA-1284P Xplained Evaluation kit
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 128K ISP FLASH 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 128K ISP FLASH 40-PDIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 128KB FLASH 20MHZ 44VQFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 128KB FLASH 20MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 128K ISP FLASH 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
IC MCU AVR 128K FLASH 44QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 128K FLASH 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 128K FLASH 40PDIP
Manufacturer:
Atmel
Datasheet: