DF2338VFC25IV Renesas Electronics America, DF2338VFC25IV Datasheet - Page 379

MCU 3V 256K I-TEMP PB-FREE 144-Q

DF2338VFC25IV

Manufacturer Part Number
DF2338VFC25IV
Description
MCU 3V 256K I-TEMP PB-FREE 144-Q
Manufacturer
Renesas Electronics America
Series
H8® H8S/2300r
Datasheets

Specifications of DF2338VFC25IV

Core Processor
H8S/2000
Core Size
16-Bit
Speed
25MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
106
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Port 2 Data Register (P2DR)
P2DR is an 8-bit readable/writable register that stores output data for the port 2 pins (P27 to P20).
P2DR is initialized to H'00 by a reset, and in hardware standby mode. It retains its prior state in
software standby mode.
Port 2 Register (PORT2)
Note: * Determined by state of pins P2
PORT2 is an 8-bit read-only register that shows the pin states. It cannot be written to. Writing of
output data for the port 2 pins (P2
If a port 2 read is performed while P2DDR bits are set to 1, the P2DR values are read. If a port 2
read is performed while P2DDR bits are cleared to 0, the pin states are read.
After a reset and in hardware standby mode, PORT2 contents are determined by the pin states, as
P2DDR and P2DR are initialized. PORT2 retains its prior state in software standby mode.
Bit
Initial value :
R/W
Bit
Initial value :
R/W
:
:
:
:
P27DR
R/W
P27
— *
R
7
0
7
P26DR
R/W
P26
— *
R
6
0
6
7
to P2
7
P25DR
to P2
R/W
P25
— *
0
R
) must always be performed on P2DR.
5
0
5
0
.
P24DR
R/W
P24
— *
R
0
4
4
Rev.4.00 Sep. 07, 2007 Page 347 of 1210
P23DR
R/W
P23
— *
R
3
0
3
P22DR
R/W
P22
— *
R
2
0
2
P21DR
REJ09B0245-0400
R/W
P21
— *
R
1
0
1
P20DR
R/W
P20
— *
R
0
0
0

Related parts for DF2338VFC25IV