HD64F2134FA20 Renesas Electronics America, HD64F2134FA20 Datasheet - Page 227

no-image

HD64F2134FA20

Manufacturer Part Number
HD64F2134FA20
Description
IC H8S MCU FLASH 128K 80QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheets

Specifications of HD64F2134FA20

Core Processor
H8S/2000
Core Size
16-Bit
Speed
20MHz
Connectivity
IrDA, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
58
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
80-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2134FA20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2134FA20V
Manufacturer:
RENESAS
Quantity:
201
7.3.2
The DTC operates when activated by an interrupt or by a write to DTVECR by software (software
activation). An interrupt request can be directed to the CPU or DTC, as designated by the
corresponding DTCER bit. The interrupt request is directed to the DTC when the corresponding
bit is set to 1, and to the CPU when the bit is cleared to 0.
At the end of one data transfer (or the last of the consecutive transfers in the case of chain transfer)
the interrupt source or the corresponding DTCER bit is cleared. Table 7.3 shows activation
sources and DTCER clearing.
The interrupt source flag for RXI0, for example, is the RDRF flag in SCI0.
Table 7.3
Figure 7.3 shows a block diagram of activation source control. For details see section 5, Interrupt
Controller.
Activation
Source
Software
activation
Interrupt
activation
Activation Sources
Activation Sources and DTCER Clearing
When DISEL Bit Is 0 and
Specified Number of Transfers
Have Not Ended
SWDTE bit cleared to 0
Corresponding DTCER bit held
at 1
Activation source flag cleared
to 0
Section 7 Data Transfer Controller [H8S/2138 Group]
When DISEL Bit Is 1 or
Specified Number of Transfers
Have Ended
Rev. 4.00 Jun 06, 2006 page 171 of 1004
SWDTE bit held at 1
Interrupt request sent to CPU
Corresponding DTCER bit cleared to 0
Activation source flag held at 1
Activation source interrupt request
sent to CPU
REJ09B0301-0400

Related parts for HD64F2134FA20