MC68HC908AS60CFN Freescale Semiconductor, MC68HC908AS60CFN Datasheet - Page 347

no-image

MC68HC908AS60CFN

Manufacturer Part Number
MC68HC908AS60CFN
Description
IC MCU 60K FLASH 8MHZ 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908AS60CFN

Core Processor
HC08
Core Size
8-Bit
Speed
8.4MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
40
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 15x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AS60CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC908AS60CFN
Manufacturer:
TI
Quantity:
5 510
Part Number:
MC68HC908AS60CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
21.5.4.6 Idle Bus
MC68HC908AS60 — Rev. 1.0
See
beginning the SOF symbol of the next message occurs between c
and d, the current symbol will be considered a valid EOF symbol
followed by a valid inter-frame separation symbol (IFS). All nodes must
wait until a valid IFS symbol time has expired before beginning
transmission. However, due to variations in clock frequencies and bus
loading, some nodes may recognize a valid IFS symbol before others
and immediately begin transmitting. Therefore, any time a node waiting
to transmit detects a passive-to-active transition once a valid EOF has
been detected, it should immediately begin transmission, initiating the
arbitration process.
In
the start-of-frame (SOF) symbol of the next message does not occur
before d, the bus is considered to be idle, and any node wishing to
transmit a message may do so immediately.
ACTIVE
PASSIVE
ACTIVE
PASSIVE
Figure 21-9
Freescale Semiconductor, Inc.
Figure 21-9
For More Information On This Product,
Byte Data Link Controller-Digital (BDLC-D)
Go to: www.freescale.com
Figure 21-9. J1850 VPW Received Passive
(2), if the passive-to-active received transition beginning
280 s
(2). If the passive-to-active received transition
EOF and IFS Symbol Times
300 s
a
Byte Data Link Controller-Digital (BDLC-D)
b
c
d
BDLC MUX Interface
(1) VALID EOF SYMBOL
(2) VALID EOF+
IFS SYMBOL
Technical Data

Related parts for MC68HC908AS60CFN