ATMEGA128-16AI Atmel, ATMEGA128-16AI Datasheet - Page 32

IC AVR MCU 128K 16MHZ 64-TQFP

ATMEGA128-16AI

Manufacturer Part Number
ATMEGA128-16AI
Description
IC AVR MCU 128K 16MHZ 64-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA128-16AI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
Q1167170A

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA128-16AI
Manufacturer:
FSC
Quantity:
7 600
Part Number:
ATMEGA128-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA128-16AI
Manufacturer:
TI
Quantity:
175
Part Number:
ATMEGA128-16AI
Manufacturer:
ATMEL
Quantity:
1 896
Part Number:
ATMEGA128-16AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
External Memory
Control Register B –
XMCRB
Using all Locations of
External Memory
Smaller than 64 Kbyte
32
ATmega128
• Bit 7– XMBK: External Memory Bus-keeper Enable
Writing XMBK to one enables the bus keeper on the AD7:0 lines. When the bus keeper is
enabled, it will ensure a defined logic level (zero or one) on AD7:0 when they would otherwise
be tri-stated. Writing XMBK to zero disables the bus keeper. XMBK is not qualified with SRE, so
even if the XMEM interface is disabled, the bus keepers are still activated as long as XMBK is
one.
• Bit 6..4 – Res: Reserved Bits
These are reserved bits and will always read as zero. When writing to this address location,
write these bits to zero for compatibility with future devices.
• Bit 2..0 – XMM2, XMM1, XMM0: External Memory High Mask
When the External Memory is enabled, all Port C pins are default used for the high address byte.
If the full 60 Kbyte address space is not required to access the External Memory, some, or all,
Port C pins can be released for normal Port Pin function as described in
“Using all 64 Kbyte Locations of External Memory” on page
bits to access all 64 Kbyte locations of the External Memory.
Table 5. Port C Pins Released as Normal Port Pins when the External Memory is Enabled
Since the external memory is mapped after the internal memory as shown in
external memory is not addressed when addressing the first 4,352 bytes of data space. It may
appear that the first 4,352 bytes of the external memory are inaccessible (external memory
addresses 0x0000 to 0x10FF). However, when connecting an external memory smaller than 64
Kbyte, for example 32 Kbyte, these locations are easily accessed simply by addressing from
address 0x8000 to 0x90FF. Since the External Memory Address bit A15 is not connected to the
external memory, addresses 0x8000 to 0x90FF will appear as addresses 0x0000 to 0x10FF for
the external memory. Addressing above address 0x90FF is not recommended, since this will
address an external memory location that is already accessed by another (lower) address. To
the Application software, the external 32 Kbyte memory will appear as one linear 32 Kbyte
address space from 0x1100 to 0x90FF. This is illustrated in
refers to the ATmega103 compatibility mode, configuration A to the non-compatible mode.
When the device is set in ATmega103 compatibility mode, the internal address space is 4,096
bytes. This implies that the first 4,096 bytes of the external memory can be accessed at
Bit
Read/Write
Initial Value
XMM2
0
0
0
0
1
1
1
1
XMM1
0
0
1
1
0
0
1
1
XMBK
R/W
7
0
XMM0
0
1
0
1
0
1
0
1
R
6
0
# Bits for External Memory Address
8 (Full 60 Kbyte space)
7
6
5
4
3
2
No Address high bits
R
5
0
R
4
0
R
3
0
XMM2
R/W
2
0
Figure
34, it is possible to use the XMMn
XMM1
R/W
1
0
Released Port Pins
None
PC7
PC7 - PC6
PC7 - PC5
PC7 - PC4
PC7 - PC3
PC7 - PC2
Full Port C
17. Memory configuration B
Table
XMM0
R/W
0
0
5. As described in
XMCRB
Figure
2467V–AVR–02/11
11, the

Related parts for ATMEGA128-16AI