ATMEGA128-16AI Atmel, ATMEGA128-16AI Datasheet - Page 30

IC AVR MCU 128K 16MHZ 64-TQFP

ATMEGA128-16AI

Manufacturer Part Number
ATMEGA128-16AI
Description
IC AVR MCU 128K 16MHZ 64-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA128-16AI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
53
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-TQFP, 64-VQFP
For Use With
ATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
Q1167170A

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA128-16AI
Manufacturer:
FSC
Quantity:
7 600
Part Number:
ATMEGA128-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA128-16AI
Manufacturer:
TI
Quantity:
175
Part Number:
ATMEGA128-16AI
Manufacturer:
ATMEL
Quantity:
1 896
Part Number:
ATMEGA128-16AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
XMEM Register
Description
MCU Control Register
– MCUCR
External Memory
Control Register A –
XMCRA
30
ATmega128
Figure 16. External Data Memory Cycles with SRWn1 = 1 and SRWn0 = 1
Note:
• Bit 7 – SRE: External SRAM/XMEM Enable
Writing SRE to one enables the External Memory Interface.The pin functions AD7:0, A15:8,
ALE, WR, and RD are activated as the alternate pin functions. The SRE bit overrides any pin
direction settings in the respective data direction registers. Writing SRE to zero, disables the
External Memory Interface and the normal pin and data direction settings are used.
• Bit 6 – SRW10: Wait-state Select Bit
For a detailed description in non-ATmega103 compatibility mode, see common description for
the SRWn bits below (XMCRA description). In ATmega103 compatibility mode, writing SRW10
to one enables the wait-state and one extra cycle is added during read/write strobe as shown in
Figure
• Bit 7 – Res: Reserved Bit
This is a reserved bit and will always read as zero. When writing to this address location, write
this bit to zero for compatibility with future devices.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
System Clock (CLK
DA7:0 (XMBK = 0)
DA7:0 (XMBK = 1)
14.
1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or
SRW00 (lower sector).
The ALE pulse in period T7 is only present if the next instruction accesses the RAM (internal
or external).
DA7:0
A15:8
CPU
ALE
WR
RD
SRE
R/W
)
R
7
0
7
0
Prev. addr.
Prev. data
Prev. data
Prev. data
SRW10
SRL2
R/W
R/W
T1
6
0
6
0
Address
Address
SRL1
R/W
R/W
SE
Address
5
0
5
0
T2
XX
SRL0
SM1
R/W
R/W
4
0
4
0
Address
T3
Data
Data
Data
SRW01
SM0
R/W
R/W
3
0
3
0
T4
SRW00
SM2
R/W
R/W
2
0
2
0
T5
SRW11
IVSEL
R/W
R/W
1
0
1
0
IVCE
T6
R/W
R
0
0
0
0
(1)
MCUCR
XMCRA
T7
2467V–AVR–02/11

Related parts for ATMEGA128-16AI