UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 362

no-image

UPD70F3771GF-GAT-AX

Manufacturer Part Number
UPD70F3771GF-GAT-AX
Description
MCU 32BIT V850ES/JX3-H 128-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Hr
Datasheet

Specifications of UPD70F3771GF-GAT-AX

Core Processor
RISC
Core Size
32-Bit
Speed
48MHz
Connectivity
CAN, CSI, EBI/EMI, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3771GF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JG3-H, V850ES/JH3-H
each time the valid edge of the external event count input is detected. Additionally, the set value of the TABnCCR0 register
is transferred to the CCR0 buffer register.
to 0000H, and a compare match interrupt request signal (INTTABnCC0) is generated.
value of TABnCCR0 register + 1) times.
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
TABnIOC0
When the TABnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts
When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared
The INTTABnCC0 signal is generated each time the valid edge of the external event count input has been detected (set
TABnCTL1
TABnCTL0
TABnIOC2
(a) TABn control register 0 (TABnCTL0)
(b) TABn control register 1 (TABnCTL1)
(c) TABn I/O control register 0 (TABnIOC0)
(d) TABn I/O control register 2 (TABnIOC2)
Remark
TABnOL3
TABnSYE
0
TABnCE
Figure 8-11. Register Setting for Operation in External Event Count Mode (1/2)
0
0/1
0
TABnOE3 TABnOL2 TABnOE2
n = 0, 1
TABnEST
0
0
0
0
TABnEEE
0
0
0
0
0
0
0
0
TABnOL1
CHAPTER 8 16-BIT TIMER/EVENT COUNTER AB (TAB)
0
TABnEES1
0
0/1
0
TABnOE1 TABnOL0 TABnOE0
TABnMD2 TABnMD1 TABnMD0
0
TABnCKS2 TABnCKS1 TABnCKS0
TABnEES0 TABnETS1 TABnETS0
0
0/1
0
0
0
0
0
0
1
0
0: Disable TOABn0 pin output
0: Disable TOABn1 pin output
0: Disable TOABn2 pin output
0: Disable TOABn3 pin output
0
0, 0, 1:
External event count mode
0: Stop counting
1: Enable counting
Select valid edge
of external event
count input
Page 362 of 1509

Related parts for UPD70F3771GF-GAT-AX