R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 985

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 19 Serial Communication Interface (SCI, IrDA, CRC)
19.10.7 SCI Operations during Power-Down State
Transmission: Before specifying the module stop state or making a transition to software standby
mode, stop the transmit operations (TE = TIE = TEIE = 0). TSR, TDR, and SSR are reset. The
states of the output pins in the module stop state or in software standby mode depend on the port
settings, and the pins output a high-level signal after cancellation. If the transition is made during
data transmission, the data being transmitted will be undefined.
To transmit data in the same transmission mode after cancellation of the power-down state, set the
TE bit to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To
transmit data in a different transmission mode, initialize the SCI first.
Figure 19.39 shows a sample flowchart for transition to software standby mode during
transmission. Figures 19.40 and 19.41 show the port pin states during transition to software
standby mode.
Before specifying the module stop state or making a transition to software standby mode from the
transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = 0).
Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission using the
DTC.
Reception: Before specifying the module stop state or making a transition to software standby
mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition is made
during data reception, the data being received will be invalid.
To receive data in the same reception mode after cancellation of the power-down state, set the RE
bit to 1, and then start reception. To receive data in a different reception mode, initialize the SCI
first.
For using the IrDA function, set the IrE bit in addition to setting the RE bit.
Figure 19.42 shows a sample flowchart for mode transition during reception.
Rev. 2.00 Oct. 21, 2009 Page 951 of 1454
REJ09B0498-0200

Related parts for R5F61665N50FPV