R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 38

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 1 Overview
Rev. 2.00 Oct. 21, 2009 Page 4 of 1454
REJ09B0498-0200
Classification
Interrupt
(source)
DMA
External bus
extension
Module/
Function
Break
interrupt
(UBC)
EXDMA
controller
(EXDMAC)
DMA
controller
(DMAC)
Data
transfer
controller
(DTC)
Bus
controller
(BSC)
Description
Break point can be set for four channels
Address break can be set for CPU instruction fetch cycles
Four-channel DMA transfer available
Two activation methods (auto-request and external request)
Four transfer modes (normal, repeat, block, and cluster
transfer)
Dual or single address mode selectable
Extended repeat area function
Four-channel DMA transfer available
Three activation methods (auto-request, on-chip module
interrupt, and external request)
Three transfer modes (normal, repeat, and block)
Dual or single address mode selectable
Extended repeat area function
Allows DMA transfer over 78 channels (number of DTC
activation sources)
Activated by interrupt sources (chain transfer enabled)
Three transfer modes (normal transfer, repeat transfer, block
transfer)
Short-address mode or full-address mode selectable
16-Mbyte external address space
The external address space can be divided into eight areas,
each of which is independently controllable
⎯ Chip-select signals (CS0 to CS7) can be output
⎯ Access in two or three states can be selected for each area
⎯ Program wait cycles can be inserted
⎯ The period of CS assertion can be extended
⎯ Idle cycles can be inserted
Bus arbitration function (arbitrates bus mastership among the
internal CPU, DMAC, EXDMAC, DTC, Refresh, and external
bus masters)

Related parts for R5F61665N50FPV