R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 1116

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 22 A/D Converter
(1)
1. When the ADST bit in ADCSR is set to 1 by software, TPU*
2. When A/D conversion for each channel is completed, the A/D conversion result is sequentially
3. When A/D conversion of all selected channels is completed, the ADF bit in ADCSR is set to 1.
4. The ADST bit is not cleared automatically, and steps 2 to 3 are repeated as long as the ADST
Notes: 1. Only possible in unit 0.
Rev. 2.00 Oct. 21, 2009 Page 1082 of 1454
REJ09B0498-0200
input, A/D conversion starts on the first channel in the specified channel group. Consecutive
A/D conversion*
maximum of eight channels (SCANE and SCANS = B'11) can be selected. When consecutive
A/D conversion is performed on four channels, A/D conversion starts on AN0 when CH3 and
CH2 of unit 0 = B'00, on AN4 when CH3 and CH2 of units 0 and 1 = B'01. When consecutive
A/D conversion*
B'0.
transferred to the corresponding ADDR of each channel.
If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. A/D conversion of
the first channel in the group starts again.
bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D
converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts again from
the first channel in the group.
Continuous Scan Mode
2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR are
3. Unit 0: The full-spec emulator (E6000H) should not be used, but the on-chip emulator
available in unit 0, and unit 1, respectively.
(E10A-USB) is usable.
1
1
on a maximum of four channels (SCANE and SCANS = B'10) or on a
is performed on eight channels, A/D conversion starts on AN0 when CH3 =
1
, TMR*
2
, or an external trigger

Related parts for R5F61665N50FPV