R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 1080

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 21 I
21.4.3
In master receive mode, the master device outputs the receive clock, receives data from the slave
device, and returns an acknowledge signal. Figures 21.7 and 21.8 show the operation timings in
master receive mode. The reception procedure and operations in master receive mode are shown
below.
1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCRA to 0 to switch from master
2. When ICDDR is read (dummy read), reception is started, the receive clock pulse is output, and
3. After the reception of the first frame data is completed, the RDRF bit in ICSR is set to 1 at the
4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 every time
5. If the next frame is the last receive data, set the RCVD bit in ICCRA before reading ICDRR.
6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop condition
7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.
8. The operation returns to the slave receive mode.
Rev. 2.00 Oct. 21, 2009 Page 1046 of 1454
REJ09B0498-0200
transmit mode to master receive mode. Then, clear the TDRE bit to 0.
data is received, in synchronization with the internal clock. The master mode outputs the level
specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.
rising of the ninth receive clock pulse. At this time, the received data is read by reading
ICDRR. At the same time, RDRF is cleared.
RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other processing
while RDRF is 1, SCL is fixed to a low level until ICDRR is read.
This enables the issuance of the stop condition after the next reception.
is issued.
Master Receive Operation
2
C Bus Interface 2 (IIC2)

Related parts for R5F61665N50FPV