R5F61665N50FPV Renesas Electronics America, R5F61665N50FPV Datasheet - Page 1059

MCU FLASH 512K ROM 144-LQFP

R5F61665N50FPV

Manufacturer Part Number
R5F61665N50FPV
Description
MCU FLASH 512K ROM 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8SX/1600r
Datasheet

Specifications of R5F61665N50FPV

Core Processor
H8SX
Core Size
16/32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
92
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5F61665N50FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
20.10.4 Assigning Interrupt Sources to EP0
The EP0-related interrupt sources indicated by the interrupt source bits (bits 0 to 3) in IFR0 must
be assigned to the same interrupt signal with ISR0. The other interrupt sources have no limitations.
20.10.5 Clearing the FIFO When DMA Transfer is Enabled
The endpoint 1 data register (EPDR1) cannot be cleared when DMA transfer for endpoint 1 is
enabled (EP1 DMAE in DMAR = 1). Cancel DMA transfer before clearing the register.
20.10.6 Notes on TR Interrupt
Note the following when using the transfer request interrupt (TR interrupt) for IN transfer to EP0i,
EP2, or EP3.
The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token is sent
from the USB host. However, at the timing shown in figure 20.26, multiple TR interrupts occur
successively. Take appropriate measures against malfunction in such a case.
Note: This module determines whether to return NAKC if the FIFO of the target EP has no data
CPU
Host
USB
when receiving the IN token, but the TR interrupt flag is set after a NAKC handshake is
sent. If the next IN token is sent before PKTE of TRG is written to, the TR interrupt flag is
set again.
IN token
Determines whether
to return NACK
Figure 20.26 TR Interrupt Flag Set Timing
NACK
Sets TR flag
TR interrupt routine
Clear
TR flag
IN token
Determines whether
to return NACK
Writes
transmit data
NACK
Rev. 2.00 Oct. 21, 2009 Page 1025 of 1454
Section 20 USB Function Module (USB)
TRG.
PKTE
Sets TR flag
(Sets the flag again)
TR interrupt routine
IN token
Transmits data
REJ09B0498-0200
ACK

Related parts for R5F61665N50FPV