MC9S08DZ128CLF Freescale Semiconductor, MC9S08DZ128CLF Datasheet - Page 262

no-image

MC9S08DZ128CLF

Manufacturer Part Number
MC9S08DZ128CLF
Description
MCU 8BIT 128K FLASH 48-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r

Specifications of MC9S08DZ128CLF

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Package
48LQFP
Family Name
HCS08
Maximum Speed
40 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
87
Interface Type
CAN/I2C/SPI/UART
On-chip Adc
24-chx12-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08DZ128CLF
Manufacturer:
FREESCALE
Quantity:
2 090
Part Number:
MC9S08DZ128CLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08DZ128CLF
Manufacturer:
FREESCALE
Quantity:
2 090
Chapter 12 Freescale’s Controller Area Network (S08MSCANV1)
12.3.4
The CANBTR1 register configures various CAN bus timing parameters of the MSCAN module.
Read: Anytime
Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)
1
262
TSEG2[2:0]
TSEG1[3:0]
In this case, PHASE_SEG1 must be at least 2 time quanta (Tq).
SAMP
Field
6:4
3:0
7
Reset:
W
R
BRP5
MSCAN Bus Timing Register 1 (CANBTR1)
Sampling — This bit determines the number of CAN bus samples taken per bit time.
0 One sample per bit.
1 Three samples per bit
If SAMP = 0, the resulting bit value is equal to the value of the single bit positioned at the sample point. If
SAMP = 1, the resulting bit value is determined by using majority rule on the three total samples. For higher bit
rates, it is recommended that only one sample is taken per bit time (SAMP = 0).
Time Segment 2 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
Time Segment 1 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
0
0
0
0
1
:
SAMP
0
7
12-7.
12-8.
BRP4
0
0
0
0
1
:
Figure 12-7. MSCAN Bus Timing Register 1 (CANBTR1)
TSEG22
Table 12-6. CANBTR1 Register Field Descriptions
BRP3
6
0
0
0
0
0
1
:
Table 12-5. Baud Rate Prescaler
1
Figure
Figure
.
MC9S08DZ128 Series Data Sheet, Rev. 1
BRP2
TSEG21
0
0
0
0
1
:
12-43). Time segment 2 (TSEG2) values are programmable as shown in
12-43). Time segment 1 (TSEG1) values are programmable as shown in
0
5
BRP1
0
0
1
1
1
:
TSEG20
4
0
BRP0
Description
0
1
0
1
1
:
TSEG13
0
3
Prescaler value (P)
TSEG12
64
2
0
1
2
3
4
:
TSEG11
Freescale Semiconductor
0
1
TSEG10
0
0

Related parts for MC9S08DZ128CLF