ATSAM3S4AA-AU Atmel, ATSAM3S4AA-AU Datasheet - Page 493
ATSAM3S4AA-AU
Manufacturer Part Number
ATSAM3S4AA-AU
Description
IC MCU 32BIT 256KB FLASH 48LQFP
Manufacturer
Atmel
Series
SAM3Sr
Specifications of ATSAM3S4AA-AU
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
64MHz
Connectivity
I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
34
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 1.95 V
Data Converters
A/D 8x10/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Controller Family/series
ATSAM3S
No. Of I/o's
34
Ram Memory Size
48KB
Cpu Speed
64MHz
No. Of Timers
6
Rohs Compliant
Yes
Package
48LQFP
Device Core
ARM Cortex M3
Family Name
AT91
Maximum Speed
64 MHz
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Number Of Programmable I/os
34
Interface Type
I2C/I2S/SPI/UART/USART/USB
On-chip Adc
9-chx12-bit
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATSAM3S4AA-AU
Manufacturer:
ON
Quantity:
2 001
- Current page: 493 of 1118
- Download datasheet (24Mb)
Figure 28-9. PIO controller connection with CMOS digital image sensor
6500C–ATARM–8-Feb-11
6500C–ATARM–8-Feb-11
PDC
As soon as the parallel capture mode is enabled by writing the PCEN bit at 1 in PIO_PCMR
(“PIO Parallel Capture Mode Register”
CLK), the sensor data (PIODC[7:0]) and the sensor data enable signals (PIODCEN1 and
PIODCEN2) are configured automatically as INPUTS. To know which I/O lines are associated
with the sensor clock, the sensor data and the sensor data enable signals, refer to the I/O multi-
plexing table(s) in the product datasheet.
Once it is enabled, the parallel capture mode samples the data at rising edge of the sensor clock
and resynchronizes it with the PIO clock domain.
The size of the data which can be read in PIO_PCRHR
ing Register”
larger than 8 bits, then the parallel capture mode samples several sensor data to form a concat-
enated data of size defined by DSIZE. Then this data is stored in PIO_PCRHR and the flag
DRDY is set to 1 in PIO_PCISR
The parallel capture mode can be associated with a reception channel of the Peripheral DMA
Controller (PDC). This enables performing reception transfer from parallel capture mode to a
memory buffer without any intervention from the CPU. Transfer status signals from PDC are
available in PIO_PCISR through the flags ENDRX and RXBUFF (see
Interrupt Status Register” on page
The parallel capture mode can take into account the sensor data enable signals or not. If the bit
ALWYS is set to 0 in PIO_PCMR, the parallel capture mode samples the sensor data at the ris-
ing edge of the sensor clock only if both data enable signals are active (at 1). If the bit ALWYS is
set to 1, the parallel capture mode samples the sensor data at the rising edge of the sensor
clock whichever the data enable signals are.
The parallel capture mode can sample the sensor data only one time out of two. This is particu-
larly useful when the user wants only to sample the luminance Y of a CMOS digital image sensor
which outputs a YUV422 data stream. If the HALFS bit is set to 0 in PIO_PCMR, the parallel
capture mode samples the sensor data in the conditions described above. If the HALFS bit is set
to 1 in PIO_PCMR, the parallel capture mode samples the sensor data in the conditions
described above, but only one time out of two. Depending on the FRSTS bit in PIO_PCMR, the
sensor can either sample the even or odd sensor data. If sensor data are numbered in the order
that they are received with an index from 0 to n, if FRSTS = 0 then only data with an even index
are sampled, if FRSTS = 1 then only data with an odd index are sampled. If data is ready in
Data
Status
) can be programmed thanks to the DSIZE field in PIO_PCMR. If this data size is
PIO Controller
Parallel Capture
Mode
(“PIO Parallel Capture Interrupt Status Register”
PIODC[7:0]
PIODCCLK
PIODCEN2
PIODCEN1
534).
), the I/O lines connected to the sensor clock (PIODC-
(“PIO Parallel Capture Reception Hold-
SAM3S Preliminary
SAM3S Preliminary
PCLK
DATA[7:0]
VSYNC
HSYNC
Image Sensor
CMOS Digital
“PIO Parallel Capture
).
493
493
Related parts for ATSAM3S4AA-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT EVAL FOR ATSAM3S4C
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Development Boards & Kits - ARM EVAL KIT SAM3S8 & SAM3SD8 series
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
AT91 ARM Cortex M3-based Processor
Manufacturer:
ATMEL [ATMEL Corporation]
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet: