ATMEGA1284P-MUR Atmel, ATMEGA1284P-MUR Datasheet - Page 24

MCU AVR 128KB FLASH 20MHZ 44VQFN

ATMEGA1284P-MUR

Manufacturer Part Number
ATMEGA1284P-MUR
Description
MCU AVR 128KB FLASH 20MHZ 44VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA1284P-MUR

Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-VQFN Exposed Pad
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA1284P-MUR
Manufacturer:
FREESCALE
Quantity:
593
7.6
7.6.1
7.6.2
7.6.3
8272A–AVR–01/10
Register Description
EEARH and EEARL – The EEPROM Address Register
EEDR – The EEPROM Data Register
EECR – The EEPROM Control Register
• Bits 15:12 – Res: Reserved Bits
These bits are reserved bits in the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P
and will always read as zero.
• Bits 11:0 – EEAR8:0: EEPROM Address
The EEPROM Address Registers – EEARH and EEARL specify the EEPROM address in the
512/1K/2K/4K bytes EEPROM space. The EEPROM data bytes are addressed linearly between
0 and 511/1023/2047/4096. The initial value of EEAR is undefined. A proper value must be writ-
ten before the EEPROM may be accessed.
• Bits 7:0 – EEDR7:0: EEPROM Data
For the EEPROM write operation, the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEAR.
• Bits 7:6 – Res: Reserved Bits
These bits are reserved bits in the ATmega164A/164PA/324A/324PA/644A/644PA/1284/1284P
and will always read as zero.
• Bits 5:4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits
The EEPROM Programming mode bit setting defines which programming action that will be trig-
gered when writing EEPE. It is possible to program data in one atomic operation (erase the old
value and program the new value) or to split the Erase and Write operations in two different
164A/164PA/324A/324PA/644A/644PA/1284/1284P
Bit
0x22 (0x42)
0x21 (0x41)
Read/Write
Initial Value
Bit
0x20 (0x40)
Read/Write
Initial Value
Bit
0x1F (0x3F)
Read/Write
Initial Value
EEAR7
MSB
R/W
R/W
15
R
X
7
0
R
7
0
7
0
EEAR6
R/W
R/W
14
R
6
0
X
R
6
0
6
0
EEAR5
EEPM1
R/W
R/W
R/W
13
5
R
0
X
X
5
5
0
EEAR4
EEPM0
R/W
R/W
R/W
12
R
X
4
0
X
4
4
0
EEAR11
EEAR3
EERIE
R/W
R/W
R/W
R/W
11
X
X
3
3
0
3
0
EEAR10
EEMPE
EEAR2
R/W
R/W
R/W
R/W
10
2
0
X
X
2
0
2
EEAR9
EEAR1
EEPE
R/W
R/W
R/W
R/W
X
1
0
1
X
X
9
1
EEAR8
EEAR0
EERE
LSB
R/W
R/W
R/W
R/W
X
X
0
0
0
0
8
0
EEARH
EEARL
EEDR
EECR
24

Related parts for ATMEGA1284P-MUR