ATMEGA1284P-MUR Atmel, ATMEGA1284P-MUR Datasheet - Page 233

MCU AVR 128KB FLASH 20MHZ 44VQFN

ATMEGA1284P-MUR

Manufacturer Part Number
ATMEGA1284P-MUR
Description
MCU AVR 128KB FLASH 20MHZ 44VQFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA1284P-MUR

Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
128KB (64K x 16)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-VQFN Exposed Pad
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA1284P-MUR
Manufacturer:
FREESCALE
Quantity:
593
20.9
20.9.1
20.9.2
8272A–AVR–01/10
Register Description
TWBR – TWI Bit Rate Register
TWCR – TWI Control Register
• Two or more masters are accessing different slaves. In this case, arbitration will occur in the
This is summarized in
Figure 20-21. Possible Status Codes Caused by Arbitration
• Bits 7:0 – TWI Bit Rate Register
TWBR selects the division factor for the bit rate generator. The bit rate generator is a frequency
divider which generates the SCL clock frequency in the Master modes. See
Unit” on page 214
The TWCR is used to control the operation of the TWI. It is used to enable the TWI, to initiate a
Master access by applying a START condition to the bus, to generate a Receiver acknowledge,
to generate a stop condition, and to control halting of the bus while the data to be written to the
164A/164PA/324A/324PA/644A/644PA/1284/1284P
Bit
(0xB8)
Read/Write
Initial Value
Bit
(0xBC)
Read/Write
Initial Value
SLA bits. Masters trying to output a one on SDA while another Master outputs a zero will lose
the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if they are
being addressed by the winning Master. If addressed, they will switch to SR or ST mode,
depending on the value of the READ/WRITE bit. If they are not being addressed, they will
switch to not addressed Slave mode or wait until the bus is free and transmit a new START
condition, depending on application software action.
START
TWBR7
TWINT
R/W
R/W
7
0
7
0
for calculating bit rates.
Address / General Call
Figure
Direction
received
Own
TWBR6
TWEA
Yes
R/W
R/W
Arbitration lost in SLA
6
0
6
0
SLA
20-21. Possible status values are given in circles.
Write
Read
TWBR5
TWSTA
No
R/W
R/W
5
0
5
0
TWBR4
TWSTO
R/W
R/W
4
0
4
0
68/78
38
B0
Arbitration lost in Data
TWBR3
TWWC
TWI bus will be released and not addressed slave mode will be entered
A START condition will be transmitted when the bus becomes free
Data byte will be received and NOT ACK will be returned
Data byte will be received and ACK will be returned
Last data byte will be transmitted and NOT ACK should be received
Data byte will be transmitted and ACK should be received
R/W
R
3
0
3
0
Data
TWBR2
TWEN
R/W
R/W
2
0
2
0
TWBR1
R/W
R
1
0
1
0
”Bit Rate Generator
TWBR0
TWIE
R/W
R/W
0
0
0
0
STOP
TWBR
TWCR
233

Related parts for ATMEGA1284P-MUR