ATMEGA16-16AQ Atmel, ATMEGA16-16AQ Datasheet - Page 125

MCU AVR 16K FLASH 16MHZ 44-TQFP

ATMEGA16-16AQ

Manufacturer Part Number
ATMEGA16-16AQ
Description
MCU AVR 16K FLASH 16MHZ 44-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA16-16AQ

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
For Use With
ATSTK600-TQFP44 - STK600 SOCKET/ADAPTER 44-TQFPATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA16-16AQ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA16-16AQR
Manufacturer:
Atmel
Quantity:
10 000
2466T–AVR–07/10
Figure 59. Phase Correct PWM Mode, Timing Diagram
The Timer/Counter Overflow Flag (
Interrupt Flag can be used to generate an interrupt each time the counter reaches the BOTTOM
value.
In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the
OC2 pin. Setting the COM21:0 bits to 2 will produce a non-inverted PWM. An inverted PWM out-
put can be generated by setting the COM21:0 to 3 (see
value will only be visible on the port pin if the data direction for the port pin is set as output. The
PWM waveform is generated by clearing (or setting) the OC2 Register at the compare match
between OCR2 and TCNT2 when the counter increments, and setting (or clearing) the OC2
Register at compare match between OCR2 and TCNT2 when the counter decrements. The
PWM frequency for the output when using phase correct PWM can be calculated by the follow-
ing equation:
The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).
The extreme values for the OCR2 Register represent special cases when generating a PWM
waveform output in the phase correct PWM mode. If the OCR2 is set equal to BOTTOM, the out-
put will be continuously low and if set equal to MAX the output will be continuously high for non-
inverted PWM mode. For inverted PWM the output will have the opposite logic values.
At the very start of Period 2 in
there is no Compare Match. The point of this transition is to guarantee symmetry around BOT-
TOM. There are two cases that will give transition without Compare Match:
OCR2A changes its value from Max, like in
OCn pin value is the same as the result of a down-counting Compare Match. To ensure
symmetry around BOTTOM the OCn value at MAX must be correspond the the result of an
up-counting Compare Match.
The Timer starts counting from a value higher than the one in OCR2A, and for that reason
misses the Compare Match and hence the OCn that would have happened on the way up.
TCNTn
OCn
OCn
Period
1
Figure 59
TOV2
f
OCnPCPWM
) is set each time the counter reaches BOTTOM. The
OCn has a transition from high to l ow even though
2
Figure
=
----------------- -
N 510
f
clk_I/O
59. When the OCR2A value is MAX the
Table 53 on page
3
ATmega16(L)
OCn Interrupt Flag Set
OCRn Update
TOVn Interrupt Flag Set
(COMn1:0 = 2)
(COMn1:0 = 3)
129). The actual OC2
125

Related parts for ATMEGA16-16AQ